



Design of Hamming Encoder and Decoder Circuits For (64, 7) Code and (128, 8) Code Using VHDL

Adham Hadi Saleh

Department of Electronic engineering, University of Diyala, Iraq

Abstract In this paper, we have described how we can generate redundancy bit for (64 and 128) information data bits. These redundancy bits are to be interspersed at the bit positions ($n = 1, 2, 4, 8, 16, 32, 64$ and 128) of the original data bits, So to transmit 64 bit information data we need 7 redundancy bit to make 71 bit data string and 8 redundancy bit to make 136 bit data string. At the destination receiver point, the data may be corrupted due to noise. In Hamming technique the receiver will decide if data have an error or not, so if it detected the error it will find the position of the error bit and corrects it. This paper presents the design of the transmitter and the receiver with Hamming code redundancy technique using VHDL for (64 and 128) input data. The Xilinx ISE 10.1 Simulator was used for simulating VHDL code for both the transmitter and receiver sides.

Keywords Hamming code, error correction, error detection, even parity check method, Redundancy bits, VHDL language, Xilinx ISE 10.1 Simulator

1. Introduction

The theory of linear block codes is well established since many years ago. In 1948 Shannon's work showed that any communication channel could be characterized by a capacity at which information could be reliably transmitted. In 1950, Hamming introduced a single error correcting and double error detecting codes with its geometrical model [1].

In telecommunication, Hamming code as a class of linear block codes is widely used, Hamming codes are a family of linear error-correcting codes that generalize the Hamming (7,4)-code. Hamming codes can detect up to two-bit errors or correct one-bit errors. By contrast, the simple parity code cannot correct errors, and can detect only an odd number of bits in error. Hamming codes are perfect codes, that is, they achieve the highest possible rate for codes with their block length and minimum distance 3 [2-3].

Due to the limited redundancy that Hamming codes add to the data, they can only detect and correct errors when the error rate is low. This is the case in computer memory (Error Checking & Correction, ECC memory), where bit errors are extremely rare and Hamming codes are widely used. In this context, an extended Hamming code having one extra parity bit is often used. Extended Hamming codes achieve a Hamming distance of 4, which allows the decoder to distinguish between when at most one bit error occurred and when two bit errors occurred. In this sense, extended Hamming codes are single-error-correcting (SED) and double-error-detecting (DED). The ECC functions described in this application note are made possible by Hamming code, a relatively simple yet powerful ECC code. It involves transmitting data with multiple check bits (parity) and decoding the associated check bits when receiving data to detect errors. The check bits are parallel parity bits generated from XORing certain bits in the original data word. If bit error(s) are introduced in the codeword, several check bits



show parity errors after decoding the retrieved codeword. The combinations of these check bit errors display the nature of the error. In addition, the position of any single bit error is identified from the check bits [2,4].

Error detection and correction codes are used in many common systems including: storage devices (CD, DVD, and DRAM), mobile communication (cellular telephones, wireless, and microwave links), digital television, and high-speed modems. Hamming codes is a Forward Error Correction (FEC), as a fundamental principle of channel coding techniques, provides the ability to correct transmission errors without requiring a feedback channel for a correct retransmission. The exact correction capability of an FEC code varies depending on the coding schemes used [5,6].

The basic idea for achieving error detection is to add some redundancy bits to the original message to be used by the receivers to check consistency of the delivered message and to recover the correct data. Error-detection schemes can be either systematic or non-systematic: In a systematic scheme the transmitter sends the original data and attaches a fixed number of check bits. That is derived from the data bits by some deterministic algorithm. If only error detection is required a receiver can simply apply the same algorithm to the received data bits and compare its output with the received check bits if the values do not match an error has occurred at some point during the transmission. In a system that uses a non-systematic code the original message is transformed into an encoded message that has at least as many bits as the original message. Error correction & detection Hamming code may perform using Even parity or Odd parity [7,8].

2. Error Detection and Correction

For a given practical requirement, detection of errors is simpler than the correction of errors. The decision for applying detection or correction in a given code design depends on the characteristics of the application. When the communication system is able to provide a full duplex transmission (that is, a transmission for which the source and the destination can communicate at the same time, and in a two way mode, as it is in the case of telephone connection, for instance), codes can be designed for detecting errors, because the correction is performed by requiring a repetition of the transmission [3,8].

These schemes are known as automatic repeat request (ARQ) schemes. In any ARQ system there is the possibility of requiring a retransmission of a given message. There are on the other hand communication systems for which the full-duplex mode is not allowed. An example of one of them is the communication system called paging, a sending of alphanumeric characters as text messages for a mobile user. In this type of communication system, there is no possibility of requiring retransmission in the case of a detected error, and so the receiver has to implement some error-correction algorithm to properly decode the message. This transmission mode is known as forward error correction (FEC) [3,8].

3. Hamming Code

Hamming code is a linear error-correcting code named after its inventor, Richard Hamming. Hamming codes can detect up to two simultaneous bit errors, and correct single-bit error. By contrast, the simple parity code cannot correct errors, and can only detect an odd number of errors. In 1950 Hamming introduced the (7, 4) code. It encodes 4 data bits into 7 bits by adding three parity bits. Hamming (7, 4) can detect and correct single – bit errors. With the addition of overall parity bit, it can also detect (but not correct) double bit errors. Hamming code is an improvement on parity check method. It can correct 1 error bit only [9].

Hamming code used two methods (even parity and odd parity) for generating redundancy bit. The number of redundancy bits depends on the size of information data bits as shown below [8,9,10,11]:

$$2^r \geq m + r + 1 \quad (1)$$

Where r = number of redundancy bit.

m = number of information data bits.

According to (1), 7 redundancy bits required for a 64 input data bits and 8 redundancy bits required for 128 input data bits. Hamming-based codes are widely used in memory systems for reliability improvements. The algorithm consists of two phases: encoding and decoding. Hamming encoding involves deriving a set of parity check bits over data bits. These parity check bits are concatenated or merged with the data bits. These extra bits are called redundancy bits. We add these redundancy bits to the information data at the source end and remove at destination end. Presence of redundancy bit allows the receiver to detect or correct corrupted bits. The



concept of including extra information in the transmission for error detection is a good one. But in place of repeating the entire data stream, a shorter group of bits may be added to the end of each unit. This technique is called redundancy because the extra bits are redundant to the information [8,12,13,14].




Figure 1: Hamming Code Generation for 64 Bits

$$D80 \oplus D82 \oplus D84 \oplus D86 \oplus D88 \oplus D90 \oplus D92 \oplus D94 \oplus D96 \oplus D98 \oplus D100 \oplus D102 \oplus D104 \oplus D106 \oplus D108 \oplus D110 \oplus D112 \oplus D114 \oplus D116 \oplus D118 \oplus D120 \oplus D121 \oplus D123 \oplus D125 \oplus D127 \quad (9)$$

$$R(2) = D1 \oplus D3 \oplus D4 \oplus D6 \oplus D7 \oplus D10 \oplus D11 \oplus D13 \oplus D14 \oplus D17 \oplus D18 \oplus D21 \oplus D22 \oplus D25 \oplus D26 \oplus D28 \oplus D29 \oplus D32 \oplus D33 \oplus D36 \oplus D37 \oplus D40 \oplus D41 \oplus D44 \oplus D45 \oplus D48 \oplus D49 \oplus D52 \oplus D53 \oplus D56 \oplus D57 \oplus D59 \oplus D60 \oplus D63 \oplus D64 \oplus D67 \oplus D68 \oplus D71 \oplus D72 \oplus D75 \oplus D76 \oplus D79 \oplus D80 \oplus D83 \oplus D84 \oplus D87 \oplus D88 \oplus D91 \oplus D92 \oplus D95 \oplus D96 \oplus D99 \oplus D100 \oplus D103 \oplus D104 \oplus D107 \oplus D108 \oplus D111 \oplus D112 \oplus D115 \oplus D116 \oplus D119 \oplus D120 \oplus D122 \oplus D123 \oplus D126 \oplus D127 \quad (10)$$

$$R(4) = D2 \oplus D3 \oplus D4 \oplus D8 \oplus D9 \oplus D10 \oplus D11 \oplus D15 \oplus D16 \oplus D17 \oplus D18 \oplus D23 \oplus D24 \oplus D25 \oplus D26 \oplus D30 \oplus D31 \oplus D32 \oplus D33 \oplus D38 \oplus D39 \oplus D40 \oplus D41 \oplus D46 \oplus D47 \oplus D48 \oplus D49 \oplus D54 \oplus D55 \oplus D56 \oplus D57 \oplus D61 \oplus D62 \oplus D63 \oplus D64 \oplus D69 \oplus D70 \oplus D71 \oplus D72 \oplus D77 \oplus D78 \oplus D79 \oplus D80 \oplus D85 \oplus D86 \oplus D87 \oplus D88 \oplus D93 \oplus D94 \oplus D95 \oplus D96 \oplus D101 \oplus D102 \oplus D103 \oplus D104 \oplus D109 \oplus D110 \oplus D111 \oplus D112 \oplus D117 \oplus D118 \oplus D119 \oplus D120 \oplus D124 \oplus D125 \oplus D126 \oplus D127 \quad (11)$$

$$R(8) = D5 \oplus D6 \oplus D7 \oplus D8 \oplus D9 \oplus D10 \oplus D11 \oplus D19 \oplus D20 \oplus D21 \oplus D22 \oplus D23 \oplus D24 \oplus D25 \oplus D26 \oplus D34 \oplus D35 \oplus D36 \oplus D37 \oplus D38 \oplus D39 \oplus D40 \oplus D41 \oplus D50 \oplus D51 \oplus D52 \oplus D53 \oplus D54 \oplus D55 \oplus D56 \oplus D57 \oplus D65 \oplus D66 \oplus D67 \oplus D68 \oplus D69 \oplus D70 \oplus D71 \oplus D72 \oplus D81 \oplus D82 \oplus D83 \oplus D84 \oplus D85 \oplus D86 \oplus D87 \oplus D88 \oplus D97 \oplus D98 \oplus D99 \oplus D100 \oplus D101 \oplus D102 \oplus D103 \oplus D104 \oplus D113 \oplus D114 \oplus D115 \oplus D116 \oplus D117 \oplus D118 \oplus D119 \oplus D120 \oplus D128 \quad (12)$$

$$R(16) = D12 \oplus D13 \oplus D14 \oplus D15 \oplus D16 \oplus D17 \oplus D18 \oplus D19 \oplus D20 \oplus D21 \oplus D22 \oplus D23 \oplus D24 \oplus D25 \oplus D26 \oplus D42 \oplus D43 \oplus D44 \oplus D45 \oplus D46 \oplus D47 \oplus D48 \oplus D49 \oplus D50 \oplus D51 \oplus D52 \oplus D53 \oplus D54 \oplus D55 \oplus D56 \oplus D57 \oplus D73 \oplus D74 \oplus D75 \oplus D76 \oplus D77 \oplus D78 \oplus D79 \oplus D80 \oplus D81 \oplus D82 \oplus D83 \oplus D84 \oplus D85 \oplus D86 \oplus D87 \oplus D88 \oplus D105 \oplus D106 \oplus D107 \oplus D108 \oplus D109 \oplus D110 \oplus D111 \oplus D112 \oplus D113 \oplus D114 \oplus D115 \oplus D116 \oplus D117 \oplus D118 \oplus D119 \oplus D120 \quad (13)$$

$$R(32) = D27 \oplus D28 \oplus D29 \oplus D30 \oplus D31 \oplus D32 \oplus D33 \oplus D34 \oplus D35 \oplus D36 \oplus D37 \oplus D38 \oplus D39 \oplus D40 \oplus D41 \oplus D42 \oplus D43 \oplus D44 \oplus D45 \oplus D46 \oplus D47 \oplus D48 \oplus D49 \oplus D50 \oplus D51 \oplus D52 \oplus D53 \oplus D54 \oplus D55 \oplus D56 \oplus D57 \oplus D89 \oplus D99 \oplus D100 \oplus D101 \oplus D102 \oplus D103 \oplus D104 \oplus D105 \oplus D106 \oplus D107 \oplus D108 \oplus D109 \oplus D110 \oplus D111 \oplus D112 \oplus D113 \oplus D114 \oplus D115 \oplus D116 \oplus D117 \oplus D118 \oplus D119 \oplus D120 \quad (14)$$

$$R(64) = D58 \oplus D59 \oplus D60 \oplus D61 \oplus D62 \oplus D63 \oplus D64 \oplus D65 \oplus D66 \oplus D67 \oplus D68 \oplus D69 \oplus D70 \oplus D71 \oplus D72 \oplus D73 \oplus D74 \oplus D75 \oplus D76 \oplus D77 \oplus D78 \oplus D79 \oplus D80 \oplus D81 \oplus D82 \oplus D83 \oplus D84 \oplus D85 \oplus D86 \oplus D87 \oplus D88 \oplus D89 \oplus D90 \oplus D91 \oplus D92 \oplus D93 \oplus D94 \oplus D95 \oplus D96 \oplus D97 \oplus D98 \oplus D99 \oplus D100 \oplus D101 \oplus D102 \oplus D103 \oplus D104 \oplus D105 \oplus D106 \oplus D107 \oplus D108 \oplus D109 \oplus D110 \oplus D111 \oplus D112 \oplus D113 \oplus D114 \oplus D115 \oplus D116 \oplus D117 \oplus D118 \oplus D119 \oplus D120 \quad (15)$$

$$R(128) = D121 \oplus D122 \oplus D123 \oplus D124 \oplus D125 \oplus D126 \oplus D127 \oplus D128 \quad (16)$$

The value of redundancy bit can be calculated by XORing of different locations of information data bits, as shown in Figure 5.

When the sender is transmit 128 information data bit is which equal in Hexadecimal "00000000000000001111111111111111". Calculation for redundancy bits, by XORing input bit ,according to hamming code with even parity redundancy the transmitted data will be 136 bits which equal in Hexadecimal "0100000000000000000022222222222211" as explained in Figure 6.






Figure 5: Hamming Code Generation for 128Bits




Figure 6: Hamming Code Generation for 128 Bits in Hexadecimal Form

The design summary of Hamming Encoder with (64, 7) Code and (128, 8) Code is shown in Table 1 and Table 2 respectively.

Table 1: Hamming Encoder Design Status with (64, 7) Code

HAMMINGENCODE64 Project Status			
Project File:	HAMMINGENCODE64.isc	Current State:	Synthesized
Module Name:	hamenc	• Errors:	No Errors
Target Device:	xc3s200-4ft256	• Warnings:	No Warnings
Product Version:	ISE 10.1 - WebPACK	• Routing Results:	
Design Goal:	Balanced	• Timing Constraints:	
Design Strategy:	Xilinx Default (unlocked)	• Final Timing Score:	

HAMMINGENCODE64 Partition Summary	
No partition information was found.	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	28	1920	1%
Number of 4 input LUTs	50	3840	1%
Number of bonded IOBs	135	173	78%

Table 2: Hamming Encoder Design Status with (128, 8) Code

HAMMINGFINAL128 Project Status			
Project File:	hammingfinal128.isc	Current State:	Synthesized
Module Name:	hamenc	• Errors:	No Errors
Target Device:	xc5vlx30-3ff676	• Warnings:	No Warnings
Product Version:	ISE 9.2i	• Updated:	2015 19:17:23 الحميمس 1. كانون الثاني

HAMMINGFINAL128 Partition Summary	
No partition information was found.	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice LUTs	73	19200	0%
Number of fully used Bit Slices	0	73	0%
Number of bonded IOBs	264	400	66%

5. Hamming Decoder with (64, 7) Code and (128, 8) Code

At the receiver side 71 bit information data is received, 64 bit encrypted information data and redundancy 7 bits. At the destination, the receiver receives 71 bit encrypted data and check for any error that may occurred. If any error is occurred, receiver find the error location and corrects it. Hamming decoder detect the error by EXORing data and corrected it by a NOT gate⁽⁸⁾. Then the receiver removes the redundancy bit and get the original data information, if there are no error the result of even parity check was (000000) else it detect the location of error bit as shown in Figure 7.




Figure 7: Hamming Code Detection Method for 64 Bits with no Error State

In the same way at the Hamming code (128, 8) receiver 136 bit information data was received, 128 bit encrypted information data and 8 bit is the redundancy which transmit by transmitter at source end as shown in Figure 8.




Figure 8: Hamming Code Detection Method for 128 Bits with no Error State

We write VHDL code to find the error bit location, correction it and decrypt this encrypted data. Simulated results for destination end shown in Xilinx ISE 10.1 Simulation window which shows 71 bit receives encrypted data string and 64 bit actual error free information data string after correction the error, as shown in Figure 12 and Figure 13.




Figure 12: Hamming (64,7) Decoder for a Single Error with Error Received Data (Error at Third Bit) in Hexadecimal Form




Figure 13: Hamming (64,7) Decoder for a Single Error with Error Received Data (Error at Third Bit) in Binary Form

In the same way Hamming Decoder with (128, 8) Code will find the error bit location, correction it as shown in Figure 14 with no error and Figure 15 with error state.




Figure 14: Hamming Code Error Detection and Correction for a (128,8) Code (With no error state)




Figure 15: Hamming Code Error Detection and Correction for a (128, 8) Code (Error at the 127th Bit)
 The design summary of Hamming Decoder with (64, 7) Code and (128, 8) Code is shown in Table 3 and Table 4 respectively.

Table 3: Hamming decoder design status with (64, 7) Code

HAMMINGdecoder64 Project Status			
Project File:	HAMMINGdecoder64.isc	Current State:	Synthesized
Module Name:	hamdec	• Errors:	No Errors
Target Device:	xc3s200-4ft256	• Warnings:	68 Warnings
Product Version:	ISE 10.1 - WebPACK	• Routing Results:	
Design Goal:	Balanced	• Timing Constraints:	
Design Strategy:	Xilinx Default (unlocked)	• Final Timing Score:	

HAMMINGdecoder64 Partition Summary	
No partition information was found.	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	135	1920	7%
Number of 4 input LUTs	245	3840	6%
Number of bonded IOBs	137	173	79%
Number of GCLKs	1	8	12%

Table 4: Hamming decoder design status with (128, 8) Code

HAMMINGDECODER128 Project Status			
Project File:	hammingdecoder128.isc	Current State:	Synthesized
Module Name:	hamdec	• Errors:	No Errors
Target Device:	xc5vlx30-3ff676	• Warnings:	130 Warnings
Product Version:	ISE 9.2i	• Updated:	2015 21:24:55 الخميس 1. كانون الثاني

HAMMINGDECODER128 Partition Summary	
No partition information was found.	

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice LUTs	424	19200	2%
Number of fully used Bit Slices	0	424	0%
Number of bonded IOBs	266	400	66%
Number of BUFG/BUFGCTRLs	1	32	3%

6. Conclusion

As a conclusion, Hamming code error detection and correction with even parity check method can be design using (64 and 128) bits data string in VHDL and can be implemented in FPGA. it speed up the communication as we can encode the total data bits as a whole and send as soon, so there are no need for data splitting, therefore more combination (more information in a single frame) of data can be transmitted easily. The complexity of circuit also reduced for regenerating actual information data from encrypted corrupt received data at destination end by using of the same method at the source end, so the original data can be correctly recovered.

References

1. Gomes, J., & Mishra, B. K. (2010). Double Error Correcting Long Code. *International Journal of Computer Networks and Communications*, 2(5), 58-69.
2. en.wikipedia.org/wiki/Hamming code.
3. Moon, T. K. (2005). Error correction coding. *Mathematical Methods and Algorithms*. Jhon Wiley and Son.
4. Tam, S. (2006). Single error correction and double error detection. *Xilinx Application Note*.
5. Gupta, B. K. (2013) Novel Hamming code for error correction and detection of higher data bits using VHDL. *International Journal of Scientific & Engineering Research*, 4(4), 272-275.
6. Faraj, P., Leibrich, J., & Rosenkranz, W. (2003). Coding gain of basic FEC block-codes in the presence of ASE noise. In *Transparent Optical Networks, 2003. Proceedings of 2003 5th International Conference on* (Vol. 2, pp. 80-83). IEEE.
7. Singh, J. (2012, January). A comparative study of error detection and correction coding techniques. In *Advanced Computing & Communication Technologies (ACCT), 2012 Second International Conference on* (pp. 187-189). IEEE.
8. Forouzan, A. B. (2006). *Data Communications & Networking (sie)*. Tata McGraw-Hill Education.
9. Gupta, B. K., & Dua, R. L. (2011). 30 Bit Hamming Code for Error Detection and Correction with Even Parity and Odd Parity Check Method by using VHDL. *International Journal of Computer Applications*, 35(13).
10. Gupta, B. K., & Dua, R. L. Communication by 31 Bit Hamming Code Transceiver with Even Parity and Odd Parity Check Method by Using VHDL. *Editorial Board*, 278.
11. Kumar, U. K., & Umashankar, B. S. (2007, February). Improved hamming code for error detection and correction. In *Wireless Pervasive Computing, 2007. ISWPC'07. 2nd International Symposium on*. IEEE.
12. Mirzoyan, D. (2009). *Fault-tolerant memories in FPGA based embedded systems*. Skolan för informations-och kommunikationsteknik, Kungliga Tekniska högskolan.
13. Gupta, B. K., & Dua, R. L. (2012). Various Methodologies Used For 25 Bit Information Data String Communication Through Hamming Code. *International Journal of Applied Information Systems*. 2(2), 57-65.
14. Baloch, S., Arslan, T., & Stoica, A. (2005, March). Efficient Error Correcting Codes for On-Chip DRAM Applications for Space Missions. In *Aerospace Conference, 2005 IEEE* (pp. 1-9). IEEE.

