

Design of Low-Voltage and low-Power inverter based Double Tail Comparator

B Prasanthi¹, P.Pushpalatha¹

¹ECE, UCEK, JNTUK, Kakinada, India

E-Mail- prasanthi.btech06@gmail.com

ABSTRACT: Design of low voltage double-tail Comparator with pre-amplifier and latching stage is reported in this paper. Design has specially concentrated on delay of both single tail comparator and double-tail comparator, which are called clocked regenerative comparator. Based on a new dynamic comparator is proposed, where the circuit of conventional double tail dynamic comparator is modified for low power and fast operation even in small supply voltages. Simulation results in 0.25 μ m CMOS technology confirm the analysis results. It is shown that proposed dynamic comparator both power consumption and delay time reduced. Both delay and power consumption can be reduced by adding two NMOS switches in the series manner to the existing comparator. The supply voltages of 1.5V while consuming 15 μ w in proposed comparator and 16 μ w in existing comparator respectively.

Keywords-Conventional dynamic comparator, double tail comparator, Proposed dynamic comparator, low power, fast operation, low power, Delay.

1.Introduction

Comparator is one of the fundamental building blocks in Analog-to-digital converters. designing high speed comparator is more challenging when the supply voltage is smaller. in other words to achieve high speed, larger transistors are required to compensate the reduction of supply voltage, which also means that more die area and power is needed. Developing a new circuit structures which avoid stacking too many transistors between the supply rails is preferable for low voltage operation, especially if they do not increase circuit complexity.

Additional circuitry is added to the conventional dynamic comparator to enhance the comparator speed in low voltage operation. Many high speed ADC's such as flash ADC's requires high speed, low power comparators with small chip area. a new dynamic comparator is presented, which does not require boosted voltage or stacking of too many transistors. Merely by adding a few minimum-size transistors to the conventional double-tail dynamic comparator, latch delay time is profoundly reduced. This modification also results in considerable power savings when compared to the conventional dynamic comparator and double-tail comparator.

2.Conventional Single tail comparator

The schematic diagram of the conventional dynamic comparator. It is widely used in A/D converters. With high input impedance, rail-to-rail output swing, no static power consumption.

2.1.Operation

Two modes of operation reset phase and comparison phase. in reset phase $clk=0$, $M_{tail}=off$, reset transistors M7-M8 are ON, pull both output nodes to VDD to define start condition and have valid logical level. during the rest phase. in the comparison phase $clk=VDD$, $M_{tail}=ON$, reset transistors M7-M8 are OFF. Output nodes had been pre-charged to VDD, start to discharge with different rates depending on the corresponding input voltages. Where $V_{INP}>V_{INN}$, $outp$ discharges faster than $outn$, where $outp$ is (Discharged by transistor M2 drain current) falls down to before $outn$ (discharged by transistor M1 drain current) the corresponding PMOS transistor M5 will turn ON initiating the latch regeneration caused by back-to-back inverters (M3, M5, M4, M6). Thus $outn$ pulls to VDD and $outp$ discharges to ground. If $V_{INP}<V_{INN}$, The circuit works vice versa. the delay of the comparator is comprised two delays t_0 and t_{latch} .

$$t_0 = \frac{C_L |V_{thp}|}{I_2} \approx \frac{2C_L |V_{thp}|}{I_{tail}} \dots \dots (1)$$

where $I_2 = \frac{I_{tail}}{2} + I_{in}$, I_2 can be approximated to be constant and equal to the half of tail current.

$$t_{latch} = \frac{CL}{gm,eff} \cdot \ln\left(\frac{\Delta V_{out}}{\Delta V_0}\right) = \frac{CL}{gm,eff} \cdot \ln\left(\frac{VDD/2}{\Delta V_0}\right) \dots \dots (2)$$

where gm,eff is the transconductance of the back-to-back inverters. In fact, this depends in logarithmic manner, on the initial output voltage difference at the beginning of the regeneration (i.e. $t=0$), ΔV_0 can be calculated from

$$\begin{aligned} \Delta V_0 &= |V_{outp}(t = t_0) - V_{outn}(t = t_0)| \\ &= |V_{thp}| - \left(\frac{I_2 t_0}{CL}\right) = |V_{thp}| \left(1 - \frac{I_2 t_0}{I_1}\right) \dots \dots (3) \end{aligned}$$

The current difference $\Delta I_{in} = |I_2 - I_1|$, between the branches is much smaller than I_1 and I_2 , thus I_1 can be approximated by $I_{tail}/2$ and (3) can be written as

$$\begin{aligned} \Delta V_0 &= |V_{thp}| \frac{\Delta I_{in}}{I_1} \\ &\approx |V_{thp}| \frac{\Delta I_{in}}{I_{tail}} \\ &= 2|V_{thp}| \frac{\sqrt{\beta_{1,2}} I_{tail}}{I_{tail}} \cdot \Delta V_{in} \\ &= 2|V_{thp}| \sqrt{\frac{\beta_{1,2}}{I_{tail}}} \Delta V_{in} \dots \dots (4) \end{aligned}$$

In this equation input transistors current factor and I_{tail} is a function of input common mode voltage (V_{cm}) and VDD . Now substituting ΔV_0 in latch delay expression and considering t_0 , the expression for the delay of the comparator as

$$t_{delay} = t_0 + t_{latch}$$

$$= \frac{CL |V_{thp}|}{I_2} + \frac{CL}{gm,eff} \cdot \ln\left(\frac{VDD}{4|V_{thp}| \Delta V_{in}}\right) \sqrt{\frac{I_{tail}}{\beta_{1,2}}} \dots \dots (5)$$

Total delay is directly proportional to the comparator load capacitance CL , and inversely proportional to the input voltage difference (ΔV_{in}), besides the delay depends indirectly to the input common mode voltage (V_{cm}). By reducing V_{cm} , the delay t_0 of the first sensing phase increases because lower V_{cm} causes smaller bias current (I_{tail}), on the other hand, shows that delay discharge with smaller tail results in an increased initial voltage difference (ΔV_0), reducing latch.




Fig2.1. Schematic diagram of single-tail dynamic comparator.

3. Conventional Double-tail Dynamic Comparator

A Conventional double tail comparator is shown in fig2.it can operate lower supply voltages compared to the single tail comparator. The double tail enables both large current in the latching stage and wider Mtail2, for fast latching independent on input common mode voltage(Vcm), and a small current in the input stage (small Mtail1), for low offset. input and ground of the circuit based on the tail current. Intermediate stage transistor is switching when voltage drop occurs at the nodes fp and fn.

3.1. Operation

Fig2.shows the operation of conventional double-tail dynamic comparator. The intermediate stage formed by MR1 and MR2 passes $\Delta f_n/f_p$ to the cross-coupled inverters formed by good shielding between input and output, resulting reduced value of kick-back-noise.




Fig3.1. Schematic diagram of Conventional Double-tail dynamic comparator.

4. Modified Existing dynamic comparator(main idea)

Fig4.shows operation of modified existing comparator (main idea).it gives better performance in low voltage applications, and it is designed based on the double-tail structure. latch regeneration speed is increased by increasing $\Delta f_n/f_p$. Two control transistor (MC1 and MC2) have been added to the first stage in parallel to M3/M4 transistors but in cross coupled for the purpose of increasing speed.

4.1 Operation

During the reset phase $clk=0$, tail transistors Mtail1 and Mtail2 are off, avoiding the static power, M3 and M4 pulls both fn and fp to VDD, then the control transistors MC1 and MC2 are in cutoff stage. MR1 and MR2 are intermediate transistors, it reset both latch outputs to ground. During the comparison phase, $clk=VDD$, Mtail1 and Mtail2 are ON, transistors M3 and M4 are turn off. at the beginning of this stage the control transistors MC1 and MC2 are still off. Thus the output nodes fp and fn start to drop different rates according to the input voltages. If $V_{INP} > V_{INN}$, fp discharges faster than fn, because transistor M2 provides more current than transistor M1. as long as fn continues falling the corresponding PMOS transistor MC1 start to turn on, pulling fp node back to VDD. So another control transistor MC1 remains turn off. it allowed fn to be discharged completely. When one of the control transistor turns ON, a current from VDD is drawn to ground via input and tail transistor, resulting in static power consumption. To overcome this issue, two NMOS switches are used below input transistors shown in fig 4.2. during the decision making phase, $clk=VDD$, Mtail1 and Mtail2 are ON, both NMOS switches are closed. Output node fn and fp are start to discharge with different rates, the comparator detects faster discharging node. Control transistors increase their voltage difference. Suppose that fp is pulling to VDD, fn should discharges completely. hence the switch in the charging path of fp will be opened, but other switch is connected to fn will be closed to allow the complete discharge of fn node. The operation of the control transistors with the switches emulates the operation of latch.




Fig4.1. Schematic diagram of Modified existing dynamic comparator(main idea)




Fig4.2. Schematic diagram of Modified existing dynamic comparator(Final structure)

5. Proposed Double-Tail Dynamic Comparator

Fig5. shows the schematic diagram of Proposed comparator. It is designed based on the existing comparator. Compared with the proposed one, it provides better performance of a double-tail comparator in low-voltage applications. A drawback of the existing comparator is that the nodes f_n and f_p start to drop with different rates according to the input voltages. The continuous falling of f_n , the corresponding transistor M_{C1} starts to turn on and f_p node backs to V_{DD} . Node f_n to be discharged completely (M_{C2} off). When one of the control transistors (M_{C1}) turns ON, a current from V_{DD} is drawn to the ground via input and tail transistor. Resulting a static power consumption. For this purpose, two switching transistors (M_{sw3} and M_{sw4}) have been added to M_{sw1} and M_{sw2} in series manner. The proposed comparator reduces the delay, area, and power.

5.1. Operation

Operation of the proposed comparator in both reset and comparison phases is similar to the existing comparator. At the beginning of the decision-making phase, both f_n and f_p nodes have been pre-charged to V_{DD} . In the reset phase, switches are closed, f_n and f_p start to drop with different discharging rates. As soon as the comparator detects that one of the f_n/f_p nodes is discharging faster, control transistors will act in a way to increase their voltage difference. If f_p is pulling up to V_{DD} and f_n should be discharged completely, hence switching in the charging path of f_p will be opened, but the other switch connected to f_n will be closed to allow the complete discharge of f_n node. The operation of the control transistors with the switches emulates the operation of the latch.




Fig5.1. Schematic diagram of Proposed dynamic comparator

6.Results



Fig6.1 Conventional single tail Comparator Simulation Results




Fig6.2. Conventional double tail Comparator Simulation Results




Fig6.3 Modified existing Comparator(main Idea)Simulation Results




Fig6.4. Modified existing Comparator(Final structure)Simulation Results





Fig6.5. ProposedComparator (Final structure) Simulation Results


6.6.Performance Comparison Table:

Comparator Structure	Conventional Dynamic Comparator	Double tail Dynamic Comparator	Existing Dynamic Comparator	Proposed Comparator
Technology(CMOS)	250nm	250nm	250nm	250nm
Supply Voltage	5V	1.5V	1.5V	1.5V
Delay	25ns	1.1ns	12.22ns	11.34ns
Average Power	1.9mw	10 μ w	16 μ w	15 μ w

7.Layout design of the existing Comparator



8.Layout design of the Proposed Comparator



9.CONCLUSION

In this Paper we presented a comprehensive delay analysis for conventional dynamic comparator expression were derived. A new double tail dynamic comparator with two NMOS Switches was proposed in order to improve the performance of the comparator and no static power consumption. Pre layout simulation results in 0.25 μ m CMOS technology confirmed that the delay and energy per conversion of Proposed comparator is reduced.

REFERENCES:

- [1] B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [2] S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS," *Int. J. Analog Integer. Circuits Signal Process.*, vol. 66, no. 2, pp. 213–221, Feb. 2011.
- [3] A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, "Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS," in *Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers*, Aug. 2010, pp. 893–896.
- [4] B. J. Blalock, "Body-driving as a Low-Voltage Analog Design Technique for CMOS technology," in *Proc. IEEE Southwest Symp. Mixed-Signal Design*, Feb. 2000, pp. 113–118.
- [5] M. Maymandi-Nejad and M. Sachdev, "1-bit quantiser with rail to rail input range for sub-1V Σ modulators," *IEEE Electron. Lett.*, vol. 39, no. 12, pp. 894–895, Jan. 2003.
- [6] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, and T. Kuroda, "A 40Gb/s CMOS clocked comparator with bandwidth modulation technique," *IEEE J. Solid-State Circuits*, vol. 40, no. 8, pp. 1680–1687, Aug. 2005.
- [7] B. Goll and H. Zimmermann, "A 0.12 μ m CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6 GHz," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 316–317.
- [8] B. Goll and H. Zimmermann, "A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47 μ W at 0.6V," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2009, pp. 328–329.
- [9] B. Goll and H. Zimmermann, "Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μ m CMOS," *IEEE Electron. Lett.*, vol. 43, no. 7, pp. 388–390, Mar. 2007.
- [10] D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 314–315.
- [11] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.
- [12] A. Nikoozadeh and B. Murmann, "An analysis of latched comparator offset due to load capacitor mismatch," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 12, pp. 1398–1402, Dec. 2006.
- [13] S. Babayan-Mashhadi and R. Lotfi, "An offset cancellation technique for comparators using body-voltage trimming," *Int. J. Analog Integr. Circuits Signal Process.*, vol. 73, no. 3, pp. 673–682, Dec. 2012.
- [14] J. He, S. Zhan, D. Chen, and R. J. Geiger, "Analyses of static and dynamic random offset voltages in dynamic comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 5, pp. 911–919, May 2009.
- [15] J. Kim, B. S. Leibowitz, J. Ren, and C. J. Madden, "Simulation and analysis of random decision errors in clocked comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 8, pp. 1844–1857, Aug. 2009.
- [16] P. M. Figueiredo and J. C. Vital, "Kickback noise reduction technique for CMOS latched comparators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 7, pp. 541–545, Jul. 2006.
- [17] B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier," *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [18] D. Johns and K. Martin, *Analog Integrated Circuit Design*, New York, USA: Wiley, 1997