

# Design of a Low Power, High Speed Analog to Digital Pipelined Converter for High Speed Camera CMOS using 0.18µm CMOS Technology

Chakir Mostafa, Akhamal Hicham, Qjidaa Hassan

University Sidi Mohamed Ben Abdellah, Department of Physics, Faculty of sciences Dhar el mehraz, BP 1796 Fez-Atlas, 30003 Fez, Morocco.

ARTICLE INFO	ABSTRACT		
Article history:	<b>Background:</b> In this work one presented the design analog to digital Converter(ADC)		
Received 25 October 2014	of pipeline type of 3bits, 10MS/s and a low power consumption for high speed camera		
Received in revised form 26 November	CMOS. The OTA plays an important role in the ADC, because of its conversion rate		
2014	and power consumption are limited by the performance of the OTA. The designed ADC		
Accepted 29 December 2014	in this paper employs parallel pipeline architecture based on Double Buffered S&H		
Available online 15 January 2015	Circuit with CMOS Switch (SHA), The overall A/D converter performance such as		
	distortion, dynamic range, SFDR and noise are largely dependent on S/H amplifier. The		
Keywords:	folded cascode OTA functions with a low voltage supply 1.8V and consumes 1mW of		
High speed camera CMOS, OTA,	power, the design is implemented in TSMC 0.18µm technology; this architecture		
Folded cascode, CMFB, SHA,	composed of three stages, a differential stage of entry, followed by a stage of gain, and		
Pipeline ADC.	a Common Mode Feed Back (CMFB) circuit. This latter introduced to improve the		
	performance of OTA. The simulation of the OTA shows that the open-loop gain is		
	103.94 dB, the phase margin (PM) is 61.06° and the unity gain bandwidth (UGB) is		
	298.4 MHz. The ADC consumes 13mW at 10MS/s sampling rate and the active area of		
	pipeline ADC is about 0.1461 mm <sup>2</sup> . Finally, the maximum differential nonlinearity		
	(DNL) is +0.5LSB/LSB and the maximum integral nonlinearity (INL) is 0.4LSB/LSB.		
© 2015 AENSI Publisher All rights reserved.			
To Cite This Article: Chakir Mostafa Akhamal	Hicham Oiidaa Hassan Design of a Low Power High Speed Analog to Digital Pipelined		

**To Cite This Article:** Chakir Mostafa, Akhamal Hicham, Qjidaa Hassan, Design of a Low Power, High Speed Analog to Digital Pipelined Converter for High Speed Camera CMOS using 0.18µm CMOS Technology. *Aust. J. Basic & Appl. Sci.*, *9*(2): 224-231, 2015

## INTRODUCTION

Several works were published earlier in the area of pipeline ADCs. In these ADCs, multi-MHz sampling rates are achieved using parallel pipeline architecture.

Speed pipeline analog-to-digital converters are used in various application areas are important building blocks in modern signal processing and communication systems. There are many types of ADC such as flash ADC (Mostafa and Hassan, 2012), folding and interpolating ADC, pipeline ADC, delta-sigma ADC and integrating ADC (Jipeng, 2003). The pipelined ADC is one of the types of ADC which is having a lot of advantages. One of the benefits, it is being an alternative solution for high speed camera CMOS (Sébastien, 2009; Jérôme, 2008). The block diagram of general Pipelined ADC is shown in Fig. (6), sample-and-hold circuit, digital-to-analog converter (DAC) and the interstate amplifier (Phillip and Holberg, 2000; Jacob baker *et al.*, 1998). Sample-and-hold circuit is a vital part in the pipeline ADC architecture and other data-converter systems.

The sample-and-hold circuit can give some isolation between the pipelined ADC and its driving circuit. So, the driver faces less back noise from the comparators in pipelined ADC (Jipeng, 2003). There are many different structures for sample-and-hold circuits. For example, Feedback Improved S&H Circuit, S&H Circuit using Miller Cap, Switched Capacitor S&H Circuit and double buffered sample-and hold circuit. Indeed, this paper focuses on design and implementation of double buffered S&H Circuit with CMOS switch (SHA). The operation of sample-and-hold circuit is divided into two phase which is the sampling phase and hold phase. The design of sample-and-hold circuit in pipelined ADC is challenging especially in a low power consumption application (Bernhard, 2011).

The rest of this paper is organized as follows: The section 2 describes the design of op-amp architecture. The section 3 is dedicated to the description of the proposed circuit of sample-and-hold. In the following, the sections 4 and 5 respectively describe the design of the proposed 3-bit pipeline ADC and the simulation results. The layout and post layout simulation results are provided in Section 6, Finally, concludes this paper.

Corresponding Author: University Sidi Mohamed Ben Abdellah, Department of Physics, Faculty of sciences Dhar el mehraz, BP 1796 Fez-Atlas,30003 Fez, Morocco. Tel: +21267742025 E-mail: mostafa.chakir@usmba.ac.ma

#### **OP-AMP** Folded cascode design:

Op-amp is an important part of sample and hold circuit. There are several types of fully differential opamps which are telescopic, folded-cascode, multi-stage and gain boosted op-amps (Razavi, 2000; Jipeng Li and U.K. Moon, 2004; Thomas B.C and Paul R.Gray, 1995). In designing an op-amp, several electrical characteristics, for example gain-band width, slew rate, common-mode range and output swing have to be taken into consideration. Table 1 shows the performance of amplifier folded-cascode.

Specification	Specification values
Supply voltage	1.8 V
Bias current	10 µA
Load cap	1 p
Gain	≥90 dB
Phase margin	> 45 deg
Gain margin	>0 dB
Bandwidth	1 KHz
SR	≥5 V/µs
ICMR-	≤200 mV
ICMR+	≥ 1.5 V
CMRR	≥50 dB
PSRR+-	≥50 dB
Offset	≤-+ 10 mV
Power Dissipation	< 1 mW

Table 1: Performance of amplifier folded cascade.

The topology of folded-cascode amplifier is shown in Figure 1. The design OTA composed of three stages: 1) a fully differential (in and out) pair with current mirror biasing is employed; 2) a common source amplifiers are used to provide a large gain (Bernhard E,2011); 3) the output of folded cascode op-amp, vo+ and vo- are the inputs to the CMFB circuit while the output is Vcmc.



Fig. 1: Fully differential folded cascode op-amp.

For folded cascode Op-Amps the compensation is achieved by load capacitance CL itself and it provides dominant pole compensation. As CL increases, the Op-Amp stability improves but gets slowed down. The basic idea of folded cascode Op-Amp is to apply the opposite type NMOS cascode transistors to the input differential pair of PMOS type. The design of Op-Amp is becoming increasingly difficult as supply voltages and transistor channel lengths are scaled down. There are several Op-Amp topologies possible viz. Two stages CMOS Op-Amp, regulated cascode Op-Amp, folded cascode Op-Amp and Telescopic cascode Op-Amp etc. A two stage CMOS Op-Amp is preferred where high gain and large output swing are required. However, the addition of second stage reduces unity gain frequency and hence speeds of operation. A telescopic cascode Op-Amp offers better power and bandwidth criterion but has severe drawback of reduced output swing and hence not preferred for low voltage applications. Folded cascode Op-Amp provides higher output swing compared to telescopic cascode Op-Amp is used here.

This arrangement allows the output to be taken at the same bias levels as that of input signal. Even though it is a single stage, the gain is reasonable since the gain is decided by the product of input transconductance and the larger output impedance. The design use common mode feedback circuit (CMFB). The Op-Amp results of Figure 8 shows a unity gain frequency of 298.4 MHz at 61.06° phase margin and a gain of over 103.94 dB.

#### Chakir Mostafa *et al*, 2015

## Australian Journal of Basic and Applied Sciences, 9(2) February 2015, Pages: 224-231

#### The proposed circuit of a Sample and Hold (S/H):

SHA is an important building block in the pipeline ADC architecture and other data-converter systems since the system throughput and accuracy are limited by the speed and precision at which the input and residue analog voltages are sampled and hold. Figure 5 depicts the schematic diagram of SHA architecture utilized in the proposed pipeline ADC. It employs the input is feedback to the first OPAM and the output is feedback to the second OPAM. The main advantages of this architecture are that the charge injection error and the clock feedthrough error are effectively removed. This type of SHA, therefore, obtains a very high-accuracy characteristic (Razavi, 2002; Rudy van de Plassche, 2003).



Fig. 2: Fully Double Buffered S&H Circuit with CMOS Switch (SHA).

#### **Proposed 3-bit pipeline ADC:**

Figure 3. Shows the block diagram of pipeline ADC, The block diagram illustrates the different blocks of our proposed ADC.



Fig. 3: The proposed 3-bit pipeline ADC architecture.

The required pipelined data converter has a resolution of 3Bits, each stage with an ADC of 1Bit, The blocks used are:

- A sample-and-hold
- A comparator
- A soustractor
- A gain of two amplifiers
- Latches

The description of each stage is as follows:

According to the block diagram from Figure 3, we first need to pass the signal by a comparator, to do so the original analog signal must be sampled and held so the comparator is fed a stable signal. After the first bit is obtained, it needs to be subtracted from the original signal to obtain the residue that will be entering the next conversion stage. The residue will also be amplified to remain in the full-scale range of the comparator to reduce loss of resolution. Each portion of the comparator outputs a bit of the data converter and every single output will contain a latch (H. Chen *et al.*, 2001; M. Choe *et al.*, 2000; R. C. C. Hui *et al.*, 1998; J. Ming *et al.*, 2001; I.E. Opris *et al.*, 2000; L. Sumanen *et al.*, 2001; M.Waltari *et al.*, 2001; Y. Wang and B. Razavi, 2000; D. Miyazaki *et al.*, 2000).

#### Chakir Mostafa et al, 2015

## Australian Journal of Basic and Applied Sciences, 9(2) February 2015, Pages: 224-231

Manufacturers have recently introduced high-performance analog-to-digital converters (ADCs) that feature outstanding static and dynamic performance.

#### Simulation results:

The conventional folded cascode (FC) is designed and implemented in 0.18µm CMOS process technology. Simulations of the circuit are performed using Cadence Spectre Simulator.

An Operational FC is selected for which we have optimized the gain in open loop, the stability CMRR (Rate of Common Mode Rejection), PSRR (Power Supply Rejection Ratio), ICMR (Input Common Mode Range), and the Energy dissipated. Figure 4 shows the open-loop gain and phase margin of the proposed FC.



### Fig. 4: The Gain and phase plots of folded cascode op-amp.

The table 2 below summarizes the performance achieved by the folded cascode.

Specification	Specification values	values Obtained
Supply voltage	1.8 V	1.8 V
Bias current	10 µA	10 µA
Load cap	1 p	1 p
Gain	≥90 dB	103.94 dB
Phase margin	> 45 deg	61.06° deg
Gain margin	>0 dB	15.91 dB
Bandwidth	1 KHz	1.89 KHz
SR	≥5 V/μs	2883.5 V/µs
ICMR-	≤200 mV	180 mV
ICMR+	$\geq$ 1.5 V	1.58 V
CMRR	≥50 dB	106.8 dB
PSRR+	≥50 dB	74.73 dB
PSRR-	≥50 dB	75.14 dB
Offset	≤-+ 10 mV	5.88 mV
Power Dissipation	< 5 mW	1 mW

Table 2: The performance of our folded cascade.

The outputs of 10Msps sample and hold circuit with a gain of two is shown in figure5.



Fig. 5: Sample and Hold outputs.

The proposed ADC has been implemented in a Commercial 0.18µm technology and simulated using Cadence Spectre simulator. The supply voltage used is 1.8V, the reference voltage Vref/2=600mV and the sampling rate is 10MHz.

For the first simulation we took a functional typed simulation for an ordinary case temperature 27° with a 1.8V as a supply voltage, 100ns as time clock system and 3us as a time domain transitory.

The results are presented in the following graphs:

We will be using Cadence to test our previous design.

Now, to analyze the bits as input we should use the signal sine-wave.

The binary output of three stages are bit0, bit1 and bit3:



Fig. 6: A typical simulation results for our proposed ADC.

The table 3 below summarizes the performance and comparison achieved by the proposed A/D converter.

man and a second man and a second man and a second s				
Resources	This work	(Dahoumane, M., et al., 2008)		
Technology	TSMC 0.18 μm	AMS 0.35 µm		
Architecture	Pipelined	Pipelined		
Supply voltage	1.8V	2 V		
Resolution	3 bits	5 bits		
Temperature	27°C	27° C		
Conversion rate	10MS/s	25 MS/s		
DNL	0.5LSB/LSB	0.7 LSB/LSB		
INL	0.4 LSB/LSB	1.2 LSB/LSB		
Power dissipation	13 mW	3.42 mW		
Layout Area	0.1461mm <sup>2</sup>	0.056 mm <sup>2</sup>		
ENOB	2.65 bits	-		

Table 3: The performance and comparison of our proposed A/D converter

## Simulation result of layout and post layout:

Layout of the OTA Folded Cascode including the CMFB circuit has been drawn using the Virtuoso layout editor and is shown in Fig.7.While verifying the Design Rule Check (DRC) and Layout Versus Schematic (LVS) we finding "Total errors found: 0" for DRC and "the net-lists match" for LVS. (R.Jacob Baker, 2005; Dan Clein, 1999).The OTA occupies an area of  $186.80 \mu m \times 61.68 \mu m=0.0115 mm^2$ .



Fig. 7: Layout of the Proposed OTA FC.





Fig. 8: Post layout simulation of the OTA FC.

MIMCAPMM capacitor of 500fF is used as the load. The post layout simulation for the frequency response is carried out and the result is shown in Fig.8. From fig.8, it may be noted that the dc gain and UGB of the OTA are 103.46 dB and 344.5MHz respectively. The results can be compared with the pre-layout simulation results shown in table 4. It is found that there is a 0.48dB reduction in the dc gain and a 46.1MHz augmented in the unity gain bandwidth.

The table 4 below summarizes the results of post layout compared with the pre-layout

Table 4: The results of post layout compared with the pre-layout

Tuble II The festilis of post hay	<b>Tuble 11</b> The results of post hayout compared with the pre-hayout.					
Specification	Specification values	Results of schematic	Results of post layout			
Supply voltage	1.8 V	1.8 V	1.8 V			
Bias current	10 µA	10 µA	10 µA			
Load cap	1 p	1 p	1 p			
Gain	≥90 dB	103.94 dB	103.46 dB			
Phase margin	> 45 deg	61.06° deg	72.15° deg			
Gain margin	>0 dB	15.91 dB	13.43 dB			
Bandwidth	>1 KHz	1.89 KHz	2.30 KHz			
SR	≥5 V/µs	2883.5 V/µs	2106.7 V/µs			
ICMR-	≤200 mV	180 mV	210 mV			
ICMR+	≥ 1.5 V	1.58 V	1.57 V			
CMRR	≥50 dB	106.8 dB	106.6 dB			
PSRR+	≥50 dB	74.73 dB	75.13 dB			
PSRR-	≥50 dB	75.14 dB	75.59 dB			
Offset	≤-+ 10 mV	5.88 mV	10 mV			
Power Dissipation	< 5 mW	1 mW	1.2 mW			

The layout of the low power consumption pipelined ADC using 0.18 $\mu$ m is shown in Fig. 9. Fig.10 and Fig.11 show the Design Rule Check (DRC) and Layout Versus schematic (LVS) are verified and finding "Total errors found: 0" for DRC and "the net-lists match" for LVS [R.Jacob Baker,2005],[ Dan Clein,1999]. The area of the layout is 254.1300 $\mu$ m × 575.1750 $\mu$ m = 146169.2227  $\mu$ m2 = 0.1461 mm<sup>2</sup>.



Fig. 9: Layout of the ADC.

X icfb - Log; /home/chakir/CDS.log	
File Tools Options	Help 1
<pre>executing: saveDerived(L24643 *13h3: N+SD to PW tap spacing must be DRC startedFri Jun 14 21:10:06 2013 completedFri Jun 14 21:10:35 2013 CPU TIME = 00:00:28 TOTAL TIME = 00:00:29 ********* Summary of rule violations for cell "pipeline layout" Total errors found: 0</pre>	<= 10.0 u    *********
	1
nouse L: M: R:	
>	

Fig. 10: Design rule check (DRC) of ADC.



Fig. 11: Layout Versus schematic (LVS) of ADC.

## Conclusion:

The proposed conventional folded cascode operational amplifier is implemented in 0.18µm technology. The OTA is studied using both pre-layout and post-layout simulation .The gain and unity gain bandwidth of the OTA obtained through pre-layout and post-layout simulation differ by 0.48dB and 46.10MHz respectively.

In this paper, a 3-bit pipeline ADC is presented. Low-swing operation allows achieving the speed of 10MS/s. The proposed 3-bit ADC achieves a static ENOB of 2.65, INL of 0.4LSB/LSB and DNL of 0.5LSB/LSB while consuming low power of 13mW and area of 0.1461mm2. Consequently, this kind of ADC can be used for high speed camera CMOS.

## REFERENCES

Behzad, R., 2002. Design of Analog CMOS Integrated circuits, TMH.

Bernhard, E.B., A.M. Niknejad, S. Gambini, 2011. EECS 240 Analog Integrated Circuits Topic 10: Folded Cascode OTA, Department of Electrical Engineering and Computer Sciences.

Chen, H., B. Song and K.Bacrania, 2001. A 14-b 20-Msamples/s CMOS Pipelined ADC. IEEE Journal of Solid-State Circuit, 36(6): 997-1001.

Choe, M., B. Song and K.Bacrania, 2000. A 13-b 40-Msamples/s CMOS Pipelined Folding ADC with Background Offset Trimming. IEEE Journal of Solid-State Circuit, 35(12): 1781-1790.

Clein, D. and G. Shimokura, 1999. CMOS IC Layout Concepts, Methodologies, and Tools. Boston Oxford Auckland Johannesburg Melbourne New Delhi.

Dahoumane, M., D. Dzahini, J. Bouvier, E. Lagorio, J.Y. Hostachy, O. Rossetto, H. Ghazlane, D. Dallet, 2007. A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC for Monolithic Active Pixel Sensors. TWEPP-07 Topical Workshop on Electronics for Particle Physics ; Prague, du 3 au 7 septembre 2007, CERN Yellow Reports, CERN-2007-007.

Dahoumane, M., J. Bouvier, D. Dzahini, L. Gallin-Martel, E. Lagorio, 2008. A very low power and low signal 5 bit 50 M samples/s double sampling pipelined ADC for Monolithic Active Pixel Sensors in high energy physics and biomedical imaging applications. IEEE Nuclear Science Symposium, Medical Imaging Conference and 16th Room Temperature Semiconductor Detector Workshop, Dresden, Germany. IEEE, pp: 2091-2097.

Hui, R.C.C. and H.C.Luong, 1998. A CMOS Current-Mode Pipeline ADC Using Zero-Voltage Sampling Technique. IEEE International Symposium on Circuits and Systems ISCAS, Monterey.

Jacob, B.R., 2005. Circuit Design, Layout ,and Simulation. Second Edition.

Jacob, B.R., W.Li. harry and B.davide, 1998. CMOS Circuit Design, Layout, and Simulation, the institute of electrical and electronics engineers, inc., new york.

Jérôme, D., 2008. Conception en technologie CMOS d'un Système de Vision dédié à l'Imagerie Rapide et aux Traitements d'Images. université de bourgogne.

Jipeng, Li and U.K. Moon, 2004. A 1.8V 67mW 10bit 100 M/S Pipelined ADC using time shifted CDS technique. IEEE J solid state circuits, 39: 1468-1476.

Jipeng, Li., 2003. Accuracy Enhancement Techniques in Low-Voltage High-Speed Pipelined ADC Design, Oregon State University.

Meganathan, D., A.Sukumaran, M.M.D. Babu, S. Moorthi and R. Deepalakshmi, 2009. A systematic design approach for low-power 10-bit 100MS/s pipelined ADC. Microelectronics Journal, 40(10): 1417–1435.

Ming, J. and S.H. Lewis, 2001. An 8-Bit 80-Msample/s Pipelined Analog-to-Digital Converter With Background Calibration. IEEE Journal of Solid-State Circuit, 36(10), pp: 1489-1497.

Miyazaki, D., S. Kawahito and Y. Tadokoro, 2000. Low-Power Area-Efficient Pipelined A/D Converter Design Using a Single-Ended Amplifier. Kluwer Analog Integrated Circuits and Signal Processing, 25(3).

Mostafa, C. and Q. Hassan, 2012. 1GS/s,Low Power Flash Analog to Digital Converter in 90nm CMOS Technology. IEEE conference on Multimedia Computing and Systems (ICMCS), 2012 International, pp: 1097–1100.

Opris, I.E., B.C. Wong and S.W. Chin, 2000. A Pipeline A/D Converter Architecture with Low DNL. IEEE Journal of Solid-State Circuit, 35(2): 281-285.

Phillip, E.A.D., R. Holberg, 2002. CMOS Analog Circuit Design, second Edition, OXFORD university press.

Sébastien, H., 2009. Conception et Intégration d'un capteur à Pixels Actifs Monolithiques et de son Circuit de Lecture en Technologie CMOS Submicronique pour les Détecteur de Position du Futur. Université de Strasbourg.

Sumanen, L., M. Waltari and K.A.I. Halonen, 2001. A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter. IEEE Journal of Solid-State Circuit, 36(7): 1048-1055.

Thomas, B.C., R. Paul Gray, 1995. A 10b, 20 Msample/s, 35 mW Pipeline A/D Converter. IEEE Journal of Solid State Circuits, 30(3): 0018-9200.

Van de Plassche, R., 2003. CMOS Integrated Analog-to-Digital and Digital to-Analog Converters. Springer.

Waltari, M. and K.A.I. Halonen, 2001. 1-V 9-Bit Pipelined Switched-Opamp ADC. IEEE Journal of Solid-State Circuit, 36(1): 129-134.

Wang, Y. and B. Razavi, 2000. An 8-Bit 150-MHz CMOS A/D Converter", IEEE Journal of Solid-State Circuit, 35(3): 308-317.