

A Strategical Description of Ripple Borrow Subtractor in Different Logic Styles

T. Dineshkumar¹, M. Arunlakshman¹

¹Research Scholar (M.Tech), VLSI, Sathyabama University, Chennai, India

Email- arunlakshman@live.com

ABSTRACT – The demand and popularity of portable electronics is driving designers to strive for small silicon area, higher speeds, low power dissipation and reliability. Design of 2-input AND, 2-input OR, 2-input XOR and an INVERTER, which are the basic building blocks for the 4-bit Ripple borrow subtractor. This paper thoroughly involves designing of ripple borrow subtractor in cMOS logic, transmission gate logic and pass transistor logic styles. The schematic design is further transferred to prefabrication layout. Simulation of the microwind layout realizations of the subtractor is performed and results are discussed. From the results obtained comparison of cMOS logic, transmission gate logic and pass transistor logic is done and discussing the efficient logic for ripple borrow subtractor.

Keywords— cMOS logic, transmission gate logic, pass transistorlogic, fullsubtractor, ripple borrow subtractor.

INTRODUCTION

In thispaper,we have presented a brief review on Rippleborrow subtractorusingcMOS,Transmission gatesandPasstransistorlogic style.Thebasic circuitdiagram of 1 bit Fullsubtractor is asdescribedbelow alongwiththe blockdiagram andits truthtable. Full subtractor is a combinational circuit which is used to perform subtraction of three bits, it has three inputs a(minuend) and b(subtrahend) and borrow_in(subtrahend) and two outputs d(difference) and borrow_out(borrow).




Fig. 1. Gate level representation of full subtractor

a_i	b_i	bor_i	$diff_i$	bor_{i+1}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




Fig. 2. Truth table and block diagram of full subtractor

CIRCUIT TECHNIQUES

FULLSUBTRACTOR

The full-subtractor circuit subtracts three one-bit binary numbers ($A, B, \text{borrow_in}$) and outputs two one-bit binary numbers, a difference (D) and a borrow (borrow_out).

RIPPLE BORROW SUBTRACTOR

It is possible to create logical circuit using multiple full subtractors to subtract N (at least 4) bit numbers. Each full subtractor inputs a borrow_in (borrow input) which is the borrow_out (borrow output) of previous subtractor. This kind of subtractor is ripple subtractor since each borrow bit ripples to the next full subtractor.




Fig. 3. Ripple borrow subtractor

4-BIT RIPPLE BORROW SUBTRACTOR USING CMOS CIRCUITS

cMOS is referred to as complementary symmetry metal oxide semiconductor (COS-MOS). The words "complementary-symmetry" refer to the fact that the typical digital design style with CMOS uses complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors (MOSFETs) for logic functions. The circuit level description of the Ripple Borrow Subtractor in cMOS logic is described below.,




Fig. 4. Ripple borrow subtractor in cMOS logic.

4-BIT RIPPLEBORROW SUBTRACTOR USING TRANSMISSIONGATES

The CMOS transmission gate consists of two MOSFETs, one n-channel responsible for correct transmission of logic low, and one p-channel, responsible for correct transmission of logic high. The circuit level description of the Ripple Borrow Subtractor in Transmission Gate logic is described below.




Fig. 3. Ripple Borrow Subtractor in Transmission Gate Logic.

4-BIT RIPPLEBORROW SUBTRACTOR USINGPASS TRANSISTORS

We can view the complementary CMOS gate as switching the output pin to one of power or ground. A slightly more general gate is obtained if we switch the output to one of power; ground; or any of the input signals. In such designs the MOSFET is considered to be a pass transistor. When used as a pass transistor the device may conduct current in either direction. The circuit level description of the Ripple Borrow Subtractor in Pass Transistor logic is described below.,




Fig. 4. Ripple Borrow Subtractor in Transmission Gate Logic.

DESIGN AND LAYOUT ASPECTS

LAYOUT OF RIPPLE BORROW SUBTRACTOR USING cMOS LOGIC




Fig. 5. Layout of ripple borrow subtractor using cMOS logic

LAYOUT OF RIPPLE BORROW SUBTRACTOR USING TRANSMISSION GATE LOGIC




Fig. 6. Layout of ripple borrow subtractor using transmission gate logic

LAYOUT OF RIPPLE BORROW SUBTRACTOR USING PASS TRANSISTOR LOGIC




Fig. 7. Layout of ripple borrow subtractor using pass transistor logic

SIMULATION AND RESULTS

SIMULATION OF RIPPLE BORROW SUBTRACTOR USING cMOS LOGIC




Fig. 8. Simulation of ripple borrow subtractor using cMOS logic

SIMULATION OF RIPPLE BORROW SUBTRACTOR USING TRANSMISSION GATE LOGIC




Fig. 9. Simulation of ripple borrow subtractor using transmission gate logic

LAYOUT OF RIPPLE BORROW SUBTRACTOR USING PASS TRANSISTOR LOGIC




Fig. 10. Simulation of ripple borrow subtractor using pass transistor logic

POWER ANALYSIS

The table shows the results of 4-bit ripple borrow subtractor using cMOS circuits, Transmission gates and Pass Transistors. It compares these circuits regarding Power consumption. Fig.11 represents the above results graphically.




Fig. 11. Power consumption.

CONCLUSION

In this paper, an attempt has been made to design 2 input AND, 2 input OR, 2 input XOR, which are the basic building blocks for the benchmark circuits 4-bit Ripple borrow subtractor. The proposed circuit have offered an improved performance in power dissipation. In this paper, we can be concluded that as the power dissipation of transmission gate circuits is much less than the power dissipation of cMOS and Pass transistors, thus it proves to be more efficient than the circuits from cMOS and Pass transistors. The circuit and its VLSI technology is very useful in the applications related to rural development as it is less power consuming and thus can be efficiently used in various technologies.

REFERENCES:

- [1] Nilesh P. Bobade ,“Design and Performance of CMOS Circuits in microwind”. IJCA, Jan’2012, wardha.M.S., India.
- [2] S. Govindarajulu, T. Jayachandra Prasad, “Low-Power, High Performance Dual Threshold Voltage CMOS Domino Logic Circuits”, published in ICRAES, 8th & 9th Jan’2010, pp-109- 117, KSR College of Engg., Tiruchengode, India.
- [3] S. Govindarajulu, T. Jayachandra Prasad, “Considerations of Performance Factors in CMOS Designs”, ICED 2008, Dec.1- 3 Penang, Malaysia, IEEE Xplore.
- [4] Gary K. Yeap , “Practical low power digital vlsi design”.
- [5] John P. Uyemura , “Cmos logic circuits design”.
- [6] A. Anand Kumar , “Fundamental of digital circuits”.
- [7] Sung-Mo Kang, Yusuf Leblebici , “CMOS Digital Integrated Circuits”.
- [8] Microwind and Dsch User’s Manual , Toulouse, france.
- [9] <http://www.allaboutcircuits.com>
- [10] <http://www.ptm.asu.edu>
- [11] <http://vides.nanotcad.com/vides/>
- [12] http://en.wikipedia.org/wiki/Field-effect_transistor
- [13] [http://en.wikipedia.org/wiki/design-logics\(electronics\)](http://en.wikipedia.org/wiki/design-logics(electronics))
- [14] <http://en.wikipedia.org/wiki/MOSFET>
- [15] <http://en.wikipedia.org/wiki/Transistor>