# High Speed Programmable FIR Filters for FPGA

Shahid Hassan<sup>1, 2</sup>, Farhat Abbas Shah<sup>1, 2</sup>, Umar Farooq<sup>1</sup>

Abstract ----- This paper presents high speed programmable FIR filters specifically designed for FPGA. Vendor provided components are used in Filter's MAC unit. FIR filters are programmable in terms of new coefficients.

Both UDF & FDF of FIR filters are analyzed. Results are presented for 16bit-20taps and 8bit-20taps on 2s100tq144-6 of Xilinx Spartan-II FPGA. Maximum speed improvement of about 64.83% for 16bit-20taps, 49.70% for 8bit-20taps filter in UDF FIR filters and 48.3% for 16bit-20taps, 21.47% for 8bit-20taps in FDF FIR filters have been achieved utilizing a small variation of area in some cores.

Index Terms ---- Digital Signal Processing (DSP), Multiply Accumulate (MAC), Finite Impulse Response (FIR) filters, Application Specific Integrated circuits(ASIC), Field Programmable Gate Arrays(FPGA), System-on-Chip (SoC) Design. UDF (Unfolded Direct Form), FDF (Folded Direct Form).

## I: INTRODUCTION

Present era of mobile computing and multimedia technology demands high performance and low power VLSI digital signal processing (DSP) systems. The availability of larger FPGA devices has started shift of SoC designs а towards reprogrammable FPGAs, thereby starting a new era of System-on-a-Reprogrammable-Chip (SoRC). Parameterized IP cores remain a standard way to utilize the improvement in FPGA technology and contend with time to market pressure through reuse. [2]

One of the most widely used operations in DSP is finite-impulse (FIR) filtering which performs the weighted summations of input sequences. There are two main types of FIR filter implementations namely sequential and parallel [3].

1Department of Electrical Engineering, University of Engineering and Technology Taxila, Pakistan 2National Engineering and Scientific Commission, Islamabad, Pakistan

shahid\_uet38@yahoo.com , fas77pk@hotmail.com , umarfarooq@uettaxila.edu.pk Former is selected for its low complexity and area over head as compared with the later. Sequential implementation requires a single multiplier as compared to multiple adders and multipliers required in parallel implementation.

Due to increasing complexity of DSP systems and large computations, filtering operations at times become slow. This makes high speed design an important area of research in the field of digital design.

Most of the previous work has been limited to the design of FIR filters with fixed coefficients [6]. FIR filter with programmable coefficients are used in many applications like adaptive pulse shaping and signal equalization on the received data in real time. So filter coefficients have been programmable in the design.

In past lots of work has been done for high speed FIR filters but most of them have used user defined components. So decision was made to use the components provided by the vendor itself. Proper configuration of components is required before its use. Idea of this work evolved from the fact that vendor provided components are the most suitable for FPGA implementation.

Organization of the paper is as follows: Section-II describes the implementation of reference core, vendor provided components that can be use in FIR filter cores, and their proper implementation. Results of the reference core and the new implemented cores are presented in Section-III. Finally, conclusion and future work has been shown in the end.

## **II: IMPLEMENTATION**

## a) Reference FIR Filter Core Implementation

FIR Filtering is one of the most widely used operations in Digital Signal Processing (DSP) devices. The basic equation of the UDF FIR Filter is given as

$$y(n) = \sum_{m=0}^{M} h(m) x(n-m)$$
(1)

 $h_m$ 's are the filter coefficients and xn-m 's are the filter input sample values and yn is the output.

Equation can also be written in the form shown below.

 $\begin{array}{ll} Yn = h_0 X_n + h_1 X_{n\text{-}1} + h_2 X_{n\text{-}2} + \ldots + b_{m\text{-}1} X_{n\text{-}(m\text{-}1)} & (2) \\ \text{Implementation of equation is called direct form FIR} \\ \text{Filter as shown in Fig.1.} \end{array}$ 



Fig.1. Unfolded Direct form FIR filter

Specification of the given filter core are: 64 taps, 16bit data and coefficient width and single MAC implementation. Basic block diagram of the direct form programmable FIR Filter is shown in Fig.2.



Fig.2. Basic Block Diagram of UDF FIR Filter

Data width of all components is 16 bit. XRAM and BRAM both have size 16x64. XRAM stores the input data while coefficients are already stored in the BRAM. Controller is responsible for sequencing and control of each logic function. It generates addresses, read and write signals for both memories. Data path is responsible for performing data manipulations. As for as operation is concerned, the present and

## N-1 previous data samples of input Xn comes to

the data path through XREG & are multiplied by corresponding N-tap coefficients one by one at each clock through BREG. Summation is also done at each clock by adding current and previous results of multiplications to form the filter output Yn after N cycles. Data path consists of a single 16 bit MAC unit and a round off module to get a 16-bit output of the filter after rounding the 32-bit output of MAC unit [1].

The basic block diagram of FDF FIR filter is shown in Fig.3.



Fig.3. Folded Direct form FIR filter

Both UDF and FDF FIR Filter's implementation are run-time programmable and uses user defined multipliers and adders. Upper limit for number of taps is 64, data and coefficient width is 16-bit. Area, and speed results of this core are considered as reference vto study the effect of vendor proided components of Xilinx on the performance of FIR Filters.

## b) Vendor Provided Components

Speed and Power of FIR Filter is mostly affected by MAC unit of the filter. So decision has been made to use the vendor provided component available in the Xilinx library. These components are the most suitable for FPGA implementation.

Three main components are available in Xilinx library.

- RAM(random access memory)
- Multipliers
- Adders.

For MAC unit, only Multiplier and adder has been used.

## **Multipliers:**

16- bit and 8-bit data width multipliers have been used in the design. Multiplier core is generated after proper configuration using CoreGen method.



Fig.4. Multiplier Core Schematic symbol

Input data width can be changed from 1-64 bits. Corresponding outputs may very from 1-129 width. It supports two's complement signed / unsigned modes. It generates purely combinational and fully pipelined implementations. It has also optional registered output with optional clock enable and asynchronous and synchronous clears. It also has optional handshaking signals. This core is most suitable for FPGA implementation.

## Adder:

32-bit and 16bit adders have been used in the design. It has been also generated using CoreGen method after proper configuration of the core.

This core supports both signed and unsigned data. The input data width may change from 1-256 bits while output result can be changed from 1-258 bits. Most suitable for FPGA implementation. It also has synchronous and asynchronous control options. Multiplier core three types of multipliers. It includes parallel, constant coefficient and sequential multipliers. Schematic symbol of Adder core is shown in Fig.5.



Fig.5. Adder Core Schematic Symbol

Eight cores were implemented. They include:

- 1. Ufdf\_UDC (Unfolded direct form FIR Filter using User defined components)
- 2. Ufdf\_Add\_Inst (Unfolded direct form FIR Filter using Vendor's Adder instantiated in Ufdf\_UDC)
- 3. Ufdf\_Mul\_Inst (Unfolded direct form FIR Filter using Vendor's Multiplier instantiated in Ufdf\_UDC)
- Ufdf\_Add\_Mul\_Inst (Unfolded direct form FIR Filter using both Vendor's Adder & multiplier instantiated in a single core in Ufdf\_UDC)
- 5. Fdf\_UDC (Folded direct form FIR Filter using User defined components)
- 6. Fdf\_Add\_Inst (Folded direct form FIR Filter using Vendor's Adder instantiated in Fdf\_UDC)
- Fdf\_Mul\_Inst (Folded direct form FIR Filter using Vendor's Multiplier instantiated in Fdf\_UDC)
- 8. Fdf\_Add\_Mul\_Inst (Folded direct form FIR Filter using both Vendor's Adder & multiplier instantiated in a single core in Fdf\_UDC)

## **III: SIMULATIONS AND RESULTS**

Effects of all the implemented FIR filter cores have been observed. All the above fir filter cores were implemented and checked for functionality.

Results were taken in terms of area and speed for 16bits-20 taps and 8bits-20 taps. FIR filter cores were designed in Verilog HDL and were implemented using Xilinx 8.1i tool. Simulations were performed using Modelsim 5.7g.

## a). Timing Results

Timing results for speed analysis are shown in table-I&II respectively. Results show a maximum speed improvement of 64.83% with Ufdf\_Add\_Inst for 16bit-20 taps, 49.70% with Ufdf\_Add\_Mul\_Inst for 8bit-20 taps, 47.27% with Fdf\_Add\_Mul\_Inst for 16bit-0 taps and 21.47% with Fdf\_Mul\_Inst 8bit-20taps. This is because the components instantiated are specifically designed for FPGA use and these are compatible with the FPGA internal architecture. Similarly the remaining filter combinations also show good results for both 16bit-20taps and 8bit-20taps.

## UNFOLDED DIRECT FORM FIR FILTER For 16bit-20taps

Filter Cores Ufdf Ufdf Ufdf <thufdf< th=""> Ufdff</thufdf<>	Add _Inst
Cores _ Add Mul _Mul Mul	_Inst
UDC Inst Inst   Min 26.79 16.285 18.69 18.   Period nS nS 0 nS 16.   Input 9.574 9.574 9.574 9.   Arrival nS nS nS nS 17   Output 15.84 12.647 14.62 16.   Req 2 nS nS 7 nS 16.   Max 37.32 61.508 53.50 55.	
Min 26.79 16.285 18.69 18.   Period nS nS 0 nS 18.   Input 9.574 9.574 9.574 9.574 9.   Arrival nS nS nS nS nS nS nS   Output 15.84 12.647 14.62 16.	
Period nS 0 nS n   Input 9.574 9.574 9.574 9.574 9.574   Arrival nS nS nS nS nS nS   Time nS 12.647 14.62 16.75   Req 2 nS nS 7 nS 16.75   Max 37.32 61.508 53.50 55.75	161
Input Arrival Time 9.574 nS 9.576 nS 9.576 nS <th>S</th>	S
Arrival Time nS nS nS n   Output 15.84 12.647 14.62 16.7   Req Time 2 nS nS 7 nS 16.7   Max 37.32 61.508 53.50 55.5   Freq MHz MHz 2 MHz	74
Time Image: Constraint of the sector of the se	S
Output Req Time 15.84 2 nS 12.647 nS 14.62 7 nS 16. 16. 16.   Max 37.32 61.508 53.50 55.   Freq MHz MHz 2 MHz	
Req Time 2 nS nS 7 nS n   Max 37.32 61.508 53.50 55.55   Freq MHz MHz 2 MHz	526
Time Image: Constraint of the second se	S
Max 37.32 61.508 53.50 55.   Freq MHz MHz 2 MHz	
Free MHz MHz 2 M	063
MHz	Hz
Speed 64.83% 43.4 47.4   ement %	Hz

GRAPHICAL REPRESENTATION OF THE ABOVE RESULTS



For	8bit-20taps

TABLE-II: TIMING RESULTS (8BIT-20TAPS)					
Filter	Ufdf_	Ufdf_	Ufdf_	Ufdf_Add	
Cores	UDC	Add_	Mul_	_	
		Inst	Inst	Mul_Inst	
Min	21.68	15.781	14.482	14.482	
Period	nS	nS	nS	nS	
Input	9.484	9.484	9.484	9.484	
Arrival	nS	nS	nS	nS	
Time					
Output	13.17	13.124	11.585	11.585	
<b>Req</b> Time	nS	nS	nS	nS	
Max Freq	46.13	63.367	69.051	69.051	
-	MHz	MHz	MHz	MHz	
Speed					
Impro		37.37	49.70	49.70	
vment		%	%	%	

GRAPHICAL REPRESENTATION OF THE ABOVE RESULTS IS



FOLDED DIRECT FORM FIR FILTER FOR 16BIT-20TAPS

TABLE-III - TIMING RESULTS (16BIT-20TAPS)					
Filter	Fdf_	Fdf_	Fdf_	Fdf_Add_	
Cores	UDC	Add_	Mul_	Mul_Inst	
		Inst	Inst		
Min	27.69	19.331	18.65	18.651	
Period	nS	nS	nS	nS	
Input	5.049	5.049	5.049	5.049	
Arrival	nS	nS	nS	nS	
Time					
Output	11.87	8.543	10.703	8.54	
Req	nS	nS	nS	nS	
Time					
Max	36.16	51.73	53.62	53.616	
Freq	MHz	MHz	MHz	MHz	
Speed Improv ement		43.06%	48.3%	47.27%	



GRAPH-III: TIMING RESULTS (16BITS-20TAPS)



FOR 8BIT-20TAPS TABLE-IV - TIMING RESULTS (8BIT-20TAPS)

Filter	Fdf_	Fdf_	Fdf_	Fdf_Add_
Cores	UDC	Add_	Mul_	Mul_Inst
		Inst	Inst	
Min	22.06	18.47	18.161	18.16
Period	nS	nS	nS	nS
Input	5.049	5.049	5.049	5.049
Arrival	nS	nS	nS	nS
Time				
Output	9.76	9.263	9.26 nS	9.263
<b>Req Time</b>	nS	nS		nS
Max Freq	45.33	54.139	55.063	55.063
-	MHz	MHz	MHz	MHz
Speed				
Impro		19.43	21.47	21.47
vment		%	%	%

# GRAPHICAL REPRESENTATION OF THE ABOVE RESULTS IS



## GRAPH-IV: TIMING RESULTS (8BITS-20TAPS)

## b). Area Results

Area results, for both 16bit-20taps and 8bits-20taps, are shown in Table-V, VI, VII & VIII respectively. Results show small variations in different fir filter cores. Both area improvement and loss has been observed. In UDF FIR filter, for 16bit-20taps, Ufdf\_Add\_Inst requires 5% more area for Ufdf\_Mul\_Inst implementation while and Ufdf\_Add\_Mul\_Inst require 3.54% and 0.3% less area respectively for implementation as compared to Similarly, 8bit-20taps, reference core. for Ufdf Add Inst and Ufdf Add Mul Inst require 9% and 1.6% more area while Ufdf\_Mul\_Inst requires 0.5% less area for implementation. While in case of FDF FIR filter using 16bit-20 taps, all the three new cores show improvement in area utilization of 23.1%, 8.5% and 30% respectively but in case of 8bit-20taps, a small loss of area occurred. Hence efficiency in terms of area consumed has also been observed.

## UNFOLDED DIRECT FORM FIR FILTER FOR 16BIT-20TAPS

TABLE-V: AREA RESULTS (16BIT-20TAPS)					
Filter	Ufdf_	Ufdf_	Ufdf_	Ufdf_Add_	
Cores	UDC	Add_	Mul_	Mul_Inst	
		Inst	Inst		
No. of	70%	72%	74%	75%	
Slices					
Slice FF	32%	35%	34%	37%	
Input	38%	35%	42%	37%	
LUTs					
Bonded	60%	60%	60%	60%	
IOBs					
Total	13610	14294	13128	13573	
Eq Gate					
Count					
Area		5%	-3.5%	-0.3%	
Expense					
-	-	-	•		

## GRAPHICAL REPRESENTATION OF THE ABOVE RESULTS IS





## FOR 8BIT-20TAPS

TABLE-VI: AREA RESULTS (8BIT-20TAPS)

Filter	Ufdf_	Ufdf_	Ufdf_	Ufdf_Add_
Cores	UDC	Add_	Mul_	Mul_Inst
		Inst	Inst	
No. of	34%	35%	35%	37%
Slices				
Slice FF	16%	18%	18%	19%
Input	20%	23%	17%	17%
LUTs				
Bonded	35%	35%	35%	35%
IOBs				
Total				
Eq Gate	6285	6872	6256	6387
Count				
Area		9%	-0.5%	1.6%
Expense				

## GRAPHICAL REPRESENTATION OF ABOVE RESULTS IS



FOLDED DIRECT FORM FIR FILTER

Filter	Fdf_	Fdf_	Fdf_	Fdf_Add_
Cores	UDC	Add_	Mul_	Mul_Inst
		Inst	Inst	
No. of	46%	43%	44%	44%
Slices				
Slice FF	19%	19%	22%	22%
Input	40%	31%	35%	34%
LUTs				
Bonded	58%	59%	59%	59%
IOBs				
Total	11741	9029	10746	8223
Eq Gate				
Count				
Area		-23.1%	-8.5%	-30%
Expense				

For 16bit-20taps Table -VII: Area Results (16bit-20taps)

GRAPHICAL REPRESENTATION OF ABOVE RESULTS IS



GRAPH-VII: AREA RESULTS (16BIT-20TAPS)

## FOR 8BIT-20TAPS

TABLE-VIII: AREA RESULTS (8BIT-20TAPS)

Filter	Fdf_	Fdf_	Fdf_	Fdf_Add_
Cores	UDC	Add_	Mul_	Mul_Inst
		Inst	Inst	
No. of	23%	24%	33%	34%
Slices				
Slice FF	10%	11%	13%	14%
Input	19%	21%	26%	27%
LUTs				
Bonded	33%	34%	34%	34%
IOBs				
Total				
Eq Gate	5401	5699	5632	5838
Count				
Area		5.52%	4.3%	8.1%
Expense				

GRAPHICAL REPRESENTATION OF ABOVE RESULTS IS



GRAPH-VIII: AREA RESULTS (8BIT-20TAPS)

## **IV: CONCLUSION**

Eight FIR filter cores have been implemented of both UDF and FDF FIR filters. Two of filter cores have all user defined components while the other six have adders and multipliers which are provided by the vendor Xilinx itself. Results show that vendor provided components give better performance especially in terms of speed. Area utilization in some cases has also been reduced upto 30%. Results are taken for 20taps and Device used is 2s100tq144-6 of Xilinx Spartan-II FPGA.

The above work shows a series of high speed FIR filters suitable for FPGA. Above designed FIR filters will provide suitable platform for real time data processing systems or DSP applications. The work can be extended for transpose direct form of FIR filters. RAM mega cells provided by the vendor can also be instantiated which can save more area.

### ACKNOWLEDGEMENT:

We are very thankful to Dr. Habibullah Jamal, (Professor Electrical Engineering Department, UET Taxila), Mr. Muhammad Akhtar Khan (General Manager, NESCOM) and Mr. Fawad Nawaz (Assistant Manager, NESCOM) for their valuable support in this research work.

#### REFERENCES

- "Reconfigurable Low Power FIR Filter based on Partitioned Multipliers", Farhat Abbas Shah, Habibullah Jamal, Muhammad Akhtar Khan, 16-19 December, KFUPM, Dhahran, KSA ICM2006.
- [2] Xilinx Design Methodology for ASIC and FPGA Designers, 2004
- [3] C.H.Wang, A.T.Erdogan and T.Arslan, "Algorithmic Implementation of Low-Power High Performance FIR Filtering IP Cores", 18th International Conference on VLSI Design (VLSID'05), 1063-9667/05©2005 IEEE
- [4] "Algorithms for Low Power and High Speed FIR Filter Realization using Differential Coefficients", N.Sankarayya, Kaushik Roy, Debashis Bhattacharya, 1057-7130/97©1997 IEEE
- [5] A.T. Erdogan and T.Arslan,"Low Power Block Based FIR Filtering Cores", ISCAS-2003
- [6] Jongsun Park, "Computation Sharing Programmable FIR Filter for Low Power and High Performance Applications", IEEE journal of Solid State Circuits. Vol.39, no.2, February 2004
- [7] K. Wiatr and E. Jamro, "Constant coefficient multiplication in FPGA structures", Euromicro Conference, 2000. Proceedings of the 26th, 2000.
- [8] M. Yamada and A. Nishihara, "High Speed FIR digital filter with CSD coefficients implemented on FPGA", Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific, 2001.
- [9] C. J. Chou, S. Mohanakrishnan, and J. B. Evans. "FPGA implementation of digital filters". Proc. Int. Conf. Sig.Proc., Applen. and Technology, pages 80–88, 1993
- [10] J. B. Evans. "An efficient FIR filter architecture". IEEE Int. Symp. Circuits and Syst., pages 627–630, May 1993.
- [11] J. B. Evans. 'Efficient FIR filter architectures suitable for FPGA implementation." IEEE Trans.Circuits and Syst., July 1994.
- [12] "Area efficient FIR filters for high speed FPGA implementation" by Macpherson, K.N. Stewart, R.W. Vision, Image and Signal Processing, IEE Proceedings Dec. 2006, Dept. of Electron. & Electr. Eng., Univ. of Strathclyde, Glasgow;
- [13] R. Hartley, P. Corbett, P. Jacob, and S. Karr. "A high speed FIR filter designed by compiler". IEEE Cust. IC Conf., pages 20.2.1–20.2.4, May 1989.
- [14] A. Oppenheim and R. Schafer. Digital Signal Processing. Prentice-Hall, Inc., 1975.
- [15] K. Azadet and C. J. Nicol, "Low-power equalizer architectures highspeed modems," IEEE Commun. Mag., vol. 36, pp. 118– 126, Oct. 1998.
- [16] R. Jain, P. T. Yang, and T. Yoshino, "FIRGEN: A computeraided design system for high performance FIR filter integrated circuits," IEEE Trans. Signal Processing, vol. 39, pp. 1655– 1668, July 1991.
- [17] Jonksung Park et al., "High Performance and Low Power Filter Design Based on Sharing Multiplication", International

Symposiumof Low Power Electronics and Design (ISLPED) 2002, Monterey, California, USA, August 12-14, 2002.

- [18] S. Kim and G. E. Sobelman, "Digit-Serial Multiplier Design Using Skew-Tolerant Domino Circuits," IEEE International ASIC/SOC Conference, 2001.
- [19] C. Lemonds, "A 500 MHz, One Volt 16 by 16 Bit Multiplier for DSP Cores," VLSI Signal Processing, IX, pp. 481-484, 1996

Bahria University Journal of Information & Communication Technology Vol .2, Issue 1, November 2009