



## Design of Fast Floating Point Multiply Accumulate Unit using Ancient Mathematics for DSP Applications

Meenu S Ravi<sup>1</sup>, R H Khade and Ajit Saraf

Department of Electronics Engg, MES Pillai Institute of Information Technology, Navi-Mumbai, India  
[meenusravi@gmail.com](mailto:meenusravi@gmail.com)

---

### ABSTRACT

Digital Signal processing became an application to create high speed data processing systems like 3D rendering, 4G mobile internet, etc., we need best processors with high performance data path units and there is a growing need for research on alternative methods for signal processing hardware implementation. In most systems using digital signal processing Multiply-Accumulate (MAC) is one of the main functions. The performance of the whole system depends on the performance of the MAC units in place. Regardless of that these days' real time signal processing systems require high throughput and high performance MAC units. A MAC unit is simply one of the main units in all Digital Signal Processors which performs the multiplication of two numbers of any radix and accumulates the by-products in order. In this paper, a floating point multiply and accumulate unit is designed using ancient mathematics that reduces the number of partial products to be added as well as increases the speed of accumulation of partial products by reducing the number of stages of partial products that needs to be added thereby making it a high performance unit. The output of this unit is simulated using simulation software ModelSim SE plus 6.2C and the language used is VHDL.

**Key words:** 3D rendering, 4G mobile internet, MAC and ModelSim

---

### INTRODUCTION

Because of the high-accuracy, impressing dynamic range and use of easily operable rules, floating-point operations have found applications in many fields that require the above mentioned qualities. At present even in computers, floating-point arithmetic operations are mainly performed by the co-processors. In systems without floating-point hardware, the CPU emulates it with a series of simpler fixed-point arithmetic operations that run on the integer arithmetic and logical unit. This saves the added cost of a floating-point unit (FPU) but is too slower compared to the traditional systems. Coprocessors cannot fetch instructions from the main-memory; perform I/O, manage-memory and so on. These processors require the host main processor to fetch the coprocessor instructions from the memory and handle all operations aside from the coprocessor functions. High processor speeds demand high coprocessor operation speed [1-2]. This saves the added cost of a floating-point unit but is significantly slower. Coprocessors cannot fetch instructions from the main-memory; perform I/O, manage-memory and so on. These processors require the host main processor to fetch the coprocessor instructions from the memory and handle all operations aside from the coprocessor functions. High processor speeds demand high coprocessor operation speed.

### PROBLEM DEFINITION

A MAC unit is simply one of the main units in all Digital Signal Processors which performs the multiplication of two numbers of any radix and accumulates the by-products in order. In this paper, a floating point multiply and accumulate unit is designed using ancient mathematics that reduces the number of partial products to be added as well as increases the speed of accumulation of partial products by reducing the number of stages of partial products that needs to be added thereby making it a high performance unit.

### Vedic Mathematics

It is one of the fastest growing technologies in this century. Faster additions and multiplications are having extreme importance in DSP applications such as convolution, discrete Fourier transforms digital filters, etc. The main

computing process is always a multiplication routine. Vedic mathematics is the name given to the ancient system of mathematics, which was rediscovered, from the Vedas between 1911 and 1918 by Sri Bharati Krishna Tirthaji. The whole of Vedic mathematics is based on 16 sutras (word formulae) and manifests a unified structure of mathematics. As such, the methods are complementary, direct and easy. Amongst the sutras for various arithmetic operations Urdhav-Tiryak sutra is the sutra for multiplication operations [10].

**URDHVA – TIRYAGBHYAM SUTRA**

Urdhva – tiryagbhyam is the general formula applicable to all cases of multiplication and also in the division of a large number by another large number [4].

**Algebraic Proof**

- a) Let the two 2 digit numbers be (ax+b) and (cx+d). Note that x = 10. Now consider the product (ax + b) (cx + d) = ac.x<sup>2</sup> + adx + bcx + b.d = ac.x<sup>2</sup> + (ad + bc)x + b.d
  - The first term i.e., the coefficient of x<sup>2</sup> (i.e., 100, hence the digit in the 100<sup>th</sup> place) is obtained by vertical multiplication of a and c i.e., the digits in 10<sup>th</sup> place (coefficient of x) of both the numbers;
  - The middle term, i.e., the coefficient of x (i.e., digit in the 10<sup>th</sup> place) is obtained by cross wise multiplication of a and d; and of b and c; and the addition of the two products;
  - The last (independent of x) term is obtained by vertical multiplication of the independent terms b and d.
- b) Consider the multiplication of two 3 digit numbers. Let the two numbers be (ax<sup>2</sup> + bx + c) and (dx<sup>2</sup> + ex + f). Note that x=10 Now the product is




Fig. 1 4 bit Vedic multiplication

The same operation will be carried out even when the numbers are binary: Now let's assume the number consists of four bits then there will be seven iterations and the iterations are mentioned simply by using the diagram represented below. This is the basic which I have used to implement the Vedic multiplier.

**IMPLEMENTATION OF FLOATING POINT MAC**

The floating point MAC generally comprised of 2 two main sections a multiplier and an accumulator. The multiplier used is a Vedic multiplier which is based on ancient mathematics. The operands are binary floating point numbers having 40 bits [5]. The 40 bits are divided into three sections sign, exponent and mantissa [Fig. 3].each will be processed separately. The one bit sign (1 bit) will be obtained by performing XOR operation to the sign of multiplier and multiplicand. The exponent (7 bits) is obtained as the sum of exponents of the inputs. Finally the mantissa of the result is obtained by the 32 bit Vedic multiplication [6] [7]. The flow diagram of the main module is as follows [Fig. 2].

**KOGGE-STONE ADDER**

KSA is a parallel prefix-carry look ahead adder. In this work it has been useful to add the by-products of multiplication through carries. It generates carry in zero processing time and is widely considered as the fastest adder [9], Due to these characteristics it is widely used in the industry for high performance arithmetic circuits. In KSA, carries are computed fast by computing them in parallel at the cost of increased area. The complete functioning of KSA can be easily comprehended by analyzing it in terms of three distinct parts [1]:

**Part 1: Pre processing**

This step involves computation of generate and propagate signals corresponding too each pair of bits in A and B. These signals are given by the logic equations below:

$$\begin{aligned}
 p_i &= A_i \text{ xor } B_i \\
 g_i &= A_i \text{ and } B_i
 \end{aligned}
 \tag{1}$$

**Part 2: Carry Looks Ahead Network**

This block differentiates KSA from other adders and is the main force behind its high performance. This step involves computation of carries corresponding to each bit. It uses group propagate and generate as intermediate signals which are given by the logic equations below:

$$\begin{aligned}
 P_{i:j} &= P_{i:k+1} \text{ and } P_{k:j} \\
 G_{i:j} &= G_{i:k+1} \text{ or } (P_{i:k+1} \text{ and } G_{k:j})
 \end{aligned}
 \tag{2}$$

**Part 3: Post processing**

This is the final step and is common to all adders of this family (carry look ahead). It involves computation of sum bits. Sum bits are computed by the logic given below:

$$S_i = p_i \text{ xor } C_{i-1}
 \tag{3}$$




Fig. 2 Flow chart of implementation




Fig. 3 Block diagram representation of floating point multiplier

RESULTS AND DISCUSSION




Fig. 4 RTL schematic of floating point MAC




Fig. 5 Detailed RTL Schematics of floating point MAC

