Processors, FPGAs, SOCs, trends and questions

J. Vásárhelyi József^{*}, D. Drótos^{*}, J. Turán^{**}, J. Végh^{***}

* University of Miskolc/Department of Automation and Communication Technology, Miskolc, Hungary,

{vajo, drdani}@mazsola.iit.uni-miskolc.hu

** Technical University of Kosice/ Department of Electronics and Multimedia Communications, Kosice, Slovakia,

Jan.Turan@tuke.sk

*** University of Debrecen/Department of Informatics Systems and Networks, Debrecen, Hungary, jvegh@unideb.hu

Abstract— The paper analyses embedded systems, processors, and reconfigurable architectures, from the point of view of technological possibilities and possible future directions. There is analysed the integrated circuit technologies from the point of view of Gordon Moor's law. Which factors can influence the embedded systems and reconfigurable architectures in their development from the viewpoint of the user, and are there crises if any?

I. INTRODUCTION

Integrated circ uit m akers always care about Gordon Moore's law. I n our d ays w hen th e d imension of th e integrated transistors on silicon is app roaching to atomic dimensions (See o ne at om t ransistor [10]), o ne ca n put the qu estion w hen sem iconductor tech nology w ill approach its limits.

Gordon M oore p ublished hi s l aw i n t he Electronics Magazine (19th April, 1965). He stated that "the num ber of t ransistors o n i ntegrated ci rcuits do ubles approximately every 18 month" [1]. At the end of 1970th the law was known as the highest limit of the number of integrated transistors in an integrated circuit [1]. The law gives a prediction to the integration density, from which does not result the speed of microprocessor generations, which has more and more register, cache resources. The cited pa per [1] gi ves t he wrong c onclusion ab out t he relationship of the increasing number of transistors and increasing working fre quency of transistors. The density of integrated transistors is the result of the technology, while the increasing speed is the result of circuit optimisation. Gordon Moo re's law co nsequence to the integrated circuit (IC) techno logy is p resented in Figure 1. One cannot conclude from the number of transistors to the microprocessor working frequency. That is true that circuit op timisation is po ssible as t he result of IC technology, but not only.

Microprocessors w orking frequency is growing faster than as one can conclude from Moore's law. T here are different reas ons of t he working f requency, b ut o ne should m ention t he m ain di fference between t he processing speed and working frequency, which is often mixed up.

Often the processing speed is defined as the working frequency of the m icroprocessor, which definition is completely wrong. Another misunderstanding is when the processing sp eed is defined as the f requency of the instruction cy cle. Furthermore the instruction cycle can vary by the "WAIT" cl ock cy cles i ntroduced by the microprocessor.





Figure 1. Moore law's prediction to IC density [9]

In our point of view the processing speed (period) is the time needed for the execution of a specified task. This period can be s peeded up by operating sy stems performance, cache m emories, pipel ine instruction execution and other techniques.

II. EMBEDDED SYSTEM TECHNOLOGIES

Before the analyses of microprocess or working efficiency one have t o c onsider t he em bedded system design t echnologies. T hese desi gn t echnologies have influence on the em bedded system perform ances and design parameters [9]

Vahid and Gi ravis [9] de fined the technology as the way which makes possible the completion of the design target considering the in tegrated circu it technologies, processes, techniques, and knowledge.

Under this consideration the embedded system design consider t hree t echnologies: pr ocessor, IC and desi gn technologies [9].

Processor techn ology under this d efinition m eans the processing el ement, whi ch makes po ssible t he dat a processing. I n [9] a re c onsidered three t echnologies: general pr ocessors, ap plication speci fic and si ngle purpose processors.

In the pa per there are a nalysed the ge neral purpose processors. General purpos e processors are the key element of several em bedded sy stems but they can be also the main central processing unit of several computers (PC).

III. COMPUTER ARCHITECTURES, ADVANTAGES AND DISADVANTAGES

In c omputer s ciences one s peaks a bout two types of architectures. These arc hitectures are the Princeton (von Neumann) and the Harvard architecture.

The Ne umann arc hitecture is characterized with common data and program memory. This means that program code and data is loaded in the same bus into the microprocessor. The Harvard arc hitecture has sepa rate code and data memory. So the main difference between the t wo computer models is the dat a and co de management. However the Harvard architecture speed up the data processing in PC-s the used processors are von Neumann like.

The a dvantage of Neumann a rchitecture res ult in simpler computer arc hitecture, but the processor du ring the in struction p eriod m ainly p rocesses t he in struction code. So the Princeton arc hitecture is in struction flow centric.

Looking in the literatu re o ne can find hun dreds of papers about how to improve the von Neumann structure.

While the Harvard arch itecture ad vantage is the parallel in struction and d ata p rocessing, which in this case is the disadvantage, which result in much complex system architecture with data and c ode me mory. But in some cases the data processing is much faster because of the different buses.

Certainly there exist another machine model called the Kress-Kung machine (anti machine) is data stream based, but n ot i nstruction st ream based . The Kress -Kung machine (anti machine) has no CPU (Ce ntral Processing Unit). If it is hardwired, it h as a DPU (Data Pro cessing Unit) instead, or even a DPA (DPU array) See for details [11]. A gainst its clear advantages and data flow centric architecture, this m odel was completely disregarded by the com puter sciences, only was consi dered by the reconfigurable architectur es comm unity (see Field Programmable Gate Arrays - FPGA).

A. Microprocessor "tuning" does really help?

The Neumann arch itecture still d ominates th e computer hardware. Let us a nalyse som e im provements on the x86 like architectures, since the first processor was introduced. The b ottleneck of th e Neu mann arch itecture i.e. t he com mon data and code m emory i s a seri ous obstacle in front of t he data processing improvements of this model.

The first technique we should mention is *the pipeline instruction execution*. Cer tainly w as an instruction execution improvement, but the relationship between the processor and memory was the same.

The c ontinuously increa sing on ch ip me mory solution tries to decrease the frequency of memory read and write cycles. But t his does not s olve the unbalanced Neumann model problem; only delay a real solution for a new computing model.

The tech nology adv ances resulted in higher external memory cap acity, which has the result that the software ap plication designers and o perating sy stem designers did not care a nymore a bout writing efficient executable c ode, since the increased memory capacity allowed the wasteful memory usage. This is known as "Bill Gates law", which successfully compensated the results of the Moore law. In this way the memory demand for program execution doubled every two year.

Multicore processors are a solution to the parallel computing still u sing the Neumann model. The common code and data memory for all the processors in our point of view only narrowed the bus between the memory and processors. Perhaps a solution for this would be as many code and data memories as many cores in the chip, this is at least as com plex and c ostly like incre asing c ache. Unfortunately the IC techno logy i mprovements di d n ot



Figure 2. FPGA architecture view

improve the programing efficiency.

IV. PROGRAMMABLE LOGIC ARCHITECTURE

Field Pr ogrammable G ate Ar rays (FPGA) was introduced in 1985, and since then they to tally changed the di gital des ign and em bedded system market. FP GA are usually symmetric high logic resources. The digital design after s ynthesis, m ap, translation a nd place and route the design can be downloaded directly on the chip. The on chip reconfigurable and extensible platform is the result of the development and a conse quence of Moore's law.

The u sert o desi gn i ts pr oduct u set he l ogic configurable logic cells, routing resources, block memory and configurable input o utput blocks. The ad vantage of FPGAs is that their logic resources can be reconfigured at any time...

The first d ynamically an d p artially reconfigurable FPGA arc hitecture was the CAL FPGA in troduced in 1995, which later becomes the Xilinx 6000 FPGA. This possibility resulted in a completely new research area the configurable computing one.

The FPGA unlike the microprocessor load from the external memory its configuration bit stream in order to complete the data processing. While the microprocess or in order to execute the task, have to load every instruction sequentially from the memory.

The reconfigurable computing still awaiting for find real applications at least we do not know about the existence of to many. But the data flow computer solution with the Kress architecture is a possibility. In this case the power dissipation will resu lt in d ynamically reconfiguration. R econfiguring to often is the danger of this solution.



150

Figure 3. The CAL Architecture [Algotronix]

V. SOFTWARE STUCK UP

The new versions of operating systems (OS) and some programs need more and higher memory capacities, while their functional development is not evolving. These OS and programs packets completely disregard the hardware evolution. This process is known as "software stuck up".

While the har dware in general, processors, memories price is decrea sing, and the ope rating speed/cent ratio is better and better, the so ftware developers b y-pass th is fact. Th is resulted in omitting the so called "cod e optimisation", the is is not that all in the focus of development phase.

One of the reasons why is happen this is the fact t hat software development in no t on ly th e privilege of mathematicians, eng ineers, but is "a right" of the ones who are not versed in software technologies.

Software de velopment en vironments st and f or s peedup of development cy cle, and productivity. In t his way software development becam e a copy -paste "programming st yle" from several m odules. I n m any cases th is result in quickie so ftware, which contain only the op timisation in cluded i n th e b asic setup of th e development envi ronment. In t his way the so ftware remains many times un-optimised.

The so ftware st uck u p res ult i n a multi-dimensional space as stated in [2]. Th e m ultiple reasons are as follows:

- disregarding the minimal memory needed for the task execution; result in increasing memory needs
- the in creasing d imension of so ftware installer program; result in increasing installation time;
- installation trash increased;
- software start-up/stop time increased;
- processor time increased for task execution;
- the need f or n ewer hardware (for example video card);

In this way the benefits, this should result from the new software version completely disappear. [2]

VI. RECONFIGURABLE/EXTENSIBLE PROCESSOR MODEL

The research target is to create com pletely new processor a rchitecture t hen one s hould gi ve u p t he Princeton or Har vard thinking way. T he anti-m achine concept is a g ood starting po int, but an all-ti me reconfigurable machine is th e o ther ex tremity o f th e problem.

nology allo ws the run ti me The FPGA tech reconfigurable architecture, also probably even allows the run-time parameterisation of the processing element. This problem needs m ore research. In t his way the processor can adopt to the dataflow needs resulting in an optimal architecture for effective dat a processing. The procedure seems to be relatively simple, but in the research of this field the re is need for a cl oser analyses. In the act ual phase of t he research one has t o consi der t he m ost important research re sults of t he reconfigurable computing. Based on Makimoto's law all the chips will converge in to s sing le one which it m ay be called Multiprocessing Programmable System on Chip MPSoC [7].



Figure 4. Makimoto's wave

Certainly this architecture i s one possible way. T he multi core chi ps need c orresponding s oftware optimisation to ols. Pro bably th ese arch itectures will generate a total reconsideration of so ftware technologies, which allo ws ru n-time d ynamically, p artially reconfiguration, but not all time reconfiguration.

The question is that should this future solution decide in runt ime the har dware resources or the har dware resources will be decided in compile time?

The following questions arise when an operating system based new architecture is created:

How can one measure the load of t he process or components or multiprocessor cores when a tas k performs? This question is extremely important when this task is performed by the processor itself (the processor hardware is compute this), with out u sing external software components.

How can one determine that what kind of computation task is processed? The subcomponents load parameters can help this analysis.

How can one definet he processor su bcomponents needed for execution of a specific task, and whic h components are useless? This problem can be evaluated by several processor speed tests.

The operating system is needed in order "to si mplify" the user and the developer "life". What are the basic tasks like sche duling, interrupt and other functions solved by the hardware? This would speed-up the execution of time critical tasks.

How can be sol ved the process or run-tim e reconfiguration in ord er to o ptimise it for the fastest system ad aptivety? This is a pu rely tech nical q uestion, but u nsolved yet. R econfiguration process com pared t o the processing speed is a slow process.

How can one d etermine the effectivity of the selfconfiguring processor? At this point of the research one has to consider the results or other research groups.

In our point of view the new reconfigurable–extensible system shoul d co ntain a sy stem super vising p rocessor, which can dec ide and handle the neede d r esources a nd allocate them for each task. T his allocation is double and is made in hardware and software. Probably there will be standard peripherals. In t his way some resources can be estimated in advance.

VII. CONCLUSIONS

In the paper were analys ed som e advantages a nd disadvantages of the actual m icroprocessors. The re was considered the microprocessor tec hnology and their influence on the embedded system design.

One can state that the base of future systems will be multi core reconfigurable platforms. The new platform model should be built from the basics.

ACKNOWLEDGMENT

This Research was carried out as part of the TAMOP-4.2.1.B-10/2/KONV-2010-0001 p roject with sup port by the European Union, co-financed by the European Social Fund.

References

- [1] *** W ikipedia, "M oore Törvénye", http://hu.wikipedia.org/wiki/Moore-t%C3%B6rv%C3%A9ny
- [2] *** W ikipedia, "Szoftver ek felfuv ódása", http://hu.wikipedia.org/wiki/Szoftverek_felf%C3%BAv%C3%B3 d%C3%A1sa
- [3] *** Grid Ca fé: ,, A Moore törvény félreértel mezése", http://gridcafe.eu-egee.hu/Breaking-Moore-law.html
- [4] H. Amano "A survey on Dynamically Reconfigurable Processors", IEICE T ransactions on Communication, Vol E -89B No 12, December 2006, pp.3179-3189.
- [5] F. Muller, F. Muha mmad, "Virtual Platform for Hw RTOS Multiprocessor Hardware R TOS", Proceedings of DATE 0 9

Design, Automation and Test in Europe, 20-24 April, 2009, Nice, France, http://www.date -conference.com/date09/files/file/09ubooth/Session7/S77.pdf

- [6] T. Makimoto, "The hot decade of programmable technologies", https://www.doc.ic.ac.uk/~wl/teachlocal/cuscomp/k01_makimoto. pdf
- [7] J. Becker, "Cyber-physical MPSoC Systems Adapt ive Multi-Core Architectu res for future Mobility & Te chnologies" http://www.cs.tsukuba.ac.jp/~yoshiki/HEART/HEART2012/keyn ote.html
- [8] http://www.dagstuhl.de/Materials/index.en.phtml?10281
- [9] F. Vahid, T. Givar gis, Embedded System Design: A Unified Hardware/Software Introduction, John W iley & Sons; I SBN: 0471386782, 2002.G. Eason, B. Noble, and I. N. Sneddon, "On certain integrals of L ipschitz-Hankel ty pe involving products of Bessel functions," *Phil. Trans. Roy. Soc. London*, vol. A247, pp. 529–551, April 1955.
- [10] M. Fu echsle, J. A. Mi wa, S. Ma hapatra, H.R yu, S. Lee, O. Warschkow, L.C.L Hollenberg, G. Klimeck, M. Y. Simmons, "A singel ato m transistor", Natur e Nanotechno logy, 7, doi:10.1038/nnano.2012.21, 2012, pp. 242–246
- [11] *** "Anti machine" http://anti-machine.org/
- [12] S. Oniga, A. Tisan, C. Lung, A. Buch man, I. Orha, Adaptive hardware-software co- design plat form for fast pr ototyping of embedded systems, 12th International Conference on Optimization of Electrical and Electronic Equipment, OPTIM 2010, May 20-22, 2010, Brasov, Romania, pp.1004-1009