Software development tool for PicoBlaze multi-processor implementation

Claudiu Lung¹, Buchman Attila²

¹Technical University of Cluj Napoca, North University Center of Baia Mare Electrical, Electronic and Computer Engineering, Baia Mare, Romania ²University of Debrecen, Faculty of Informatics, Debrecen, Hungary claudiu.lung@ubm.ro

Abstract— This paper presents a useful software tool for projects with multi PicoBlaze microprocessors implemented in FPGA circuits. Application presented in this paper which use for software development PicoBlaze SDK tool is an

I. INTRODUCTION

Automatic Packet Report System (APRS), with three

PicoBlaze microprocessors implemented in FPGA circuit.

A major improvement in digital design it can be observed in the last few years. One of this improvement it was generated by process of development in Field programmable gate arrays (FPGAs) that in present can contain over a million equivalent logic gates and more than tens of thousands of flip-flops. Digital systems are implemented like software file written in the form of hardware description languages (HDLs). The most common HDLs formats used in this moment are VHDL and Verilog. These hardware description languages allow to designer to describe the *behavior* of the logic circuit. Computer-aided design tools are widely used to *simulate* the VHDL or Verilog design and to *synthesize* the design for specific hardware chip.

The FPGA circuits come to meet the demands mentioned above, allowing an easy implementation of both the control algorithms and the auxiliary functions on a single silicon chip, at very high speeds, all operations being executed in hardware. Another advantage offered by the programmable logic circuits is development time, very short in this case [1].

More and more often we need powerful computer architectures to solve complex problems in a short period of time. From economy point of view it is less expensive to use multiple processing cores working on same project than one stand alone and high performance processor, so it is more reliable to design hardware architecture and implement algorithms in software for multiprocessor systems. Currently more and more projects are focused to implement multiple multiprocessor cores combined in a single chip. Thereby higher performance of implemented system can be achieved with lower working frequency. architectures, Multi-processor implemented in programmable circuits, are in a growing process of utilization, because of their ability to exploit programmable silicon parallelism at acceptable powerconsumption.

The partitioning of a multiprocessor program over multiple cores is a good solution because the input specification is fully parallel. Despite the benefit they offer over single-processor architectures, it is still a problem how to write compact and efficient programs for multiple parallel cores.

In this paper, we propose the use a new software tool, for development of software application and program a series of small PicoBlaze microprocessors implemented in Field Programmable Gate Array circuits (FPGA).

II. PROJECT IMPLEMENTATION

Automatic Packet Report System or APRS, is an radio amateur based system for communications, in real time of information and immediate value in the local area. In addition, all data can be uploaded into the APRS Internet system (APRS-IS) and distributed for immediate access. The immediate visible aspect of APRS is internet map display but it has also messages, alerts, announcements and bulletins capability. APRS is an open system therefore anyone may place any information on his map, and it is distributed to all users in the local RF network or via the Internet. Any radio station that has an attached GPS is automatically tracked on map. Other features implemented in APRS are weather stations, alerts and other map-related amateur radio volunteer activities including Search and Rescue.

An APRS infrastructure includes a variety of Terminal Node Controller (TNC) equipment installed by individual Amateur Radio operators. This includes soundcards connected to radio stations, simple TNCs, and "smart" TNCs. The "smart" TNCs are able to find what has already happened with the packet and prevent redundant packet to overload the network [6].

Proposed parallel architecture which implements APRS node controller, consists of up to three PicoBlazes softcore microcontroller, supported free by Xilinx and makes them to run a parallel algorithm. PicoBlaze microcontroller is chosen because it is compact, capable, and cost effective fully embedded 8-bit RISC microcontroller core optimized for Xilinx FPGA families – Spartan 2, Spartan 2E, Spartan 3, Spartan 3E, Spartan 6, Virtex 2 and Virtex 2-Pro. Compared to other family of microcontrollers it is extremely flexible and his basic functionality can be extended with additional FPGA logic added to its input/output ports [7,12].

PicoBlaze microcontroller supports a program up to 1024 instructions in one block memory. Requirements for larger program are typically resolved by using multiple PicoBlaze processors each with an associated memory to distribute the various system tasks[11].

Figure 1 present the hardware project structure. Each main functions of APRS node controller are assigned to one PicoBlaze microcontroller.



Figure 1. APRS node controller project structure

APRS node controller performs three major tasks:

- 1. I-Gate, internet connection function witch open Telnet session, to APRS server.
- 2. GPS, collect data from gps device, data needed for map placement.
- 3. TNC, communicate with radio interface. Communication between radio link use AFSK modulation at 1200 bauds. This radio link is used by mobile station like car, ambulance or other element from an emergency network.

Software development for all microcontrollers it was possible by using PicoBlaze SDK software, developed by authors of this paper, which allow to change program memory for all PicoBlaze microcontroller individually. PicoBlaze SDK software interface is presented in figure 2.

This interface allow to software developer to edit and update firmware for each PicoBlaze microcontroller integrated in project. In order to use this application are necessary a few steps:

Select the workspace, or hardware project location. Application scan the chosen directory and find Xilinx ISE project file, and also check if additionally files are required for PicoBlaze functionality, like assembler or memory VHDL models files. Missing files are automatically generated in project directory. Second step involves selection of project file. ISE project file is examined and application identifies all PicoBlaze microcontrollers and their own memory integrated in it. All of this information's are displayed in right window.

Next step involves selection of source file for one microcontroller which needs to be edited.

Next step involves selection of one PicoBlaze program memory, which will be updated with new program generated from selected source file.

One important step is to choose the bit file needed for hardware implementation in FPGA.

Program source file can be edited or modified by pressing the "EDIT" button. A text editor program will open the source file.

After all modification are finished and saved, program can be assembled by pressing "Assemble" button. In right window, user can see if the assemble process is successfully finished or the source code has errors. In case of error, source file it can be modify by pressing the "EDIT" button again.

Update of hardware platform process can be started by pressing the "UPDATE" button.

Workspace:	D:\aprs_controller	Copyright (c) 1995-2010 Xilinx, Inc. All rights reserved.
Change Workspace		Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\12.3\ISE_DS\ISE\.
Source file:	gps.psm	 "aprs_controller" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4 Successfully converted design 'aprs_controller.ncd' to
Project file:	aprs_controller.ncd	aprs_controller.xdl'. D:\aprs_controller>exit
Memory:	gps_rom	
Bit file:	aprs_controller.bit	 X1Y3 tibbo_rom/ram_1024_x_18 vnvi

Figure 2. PicoBlaze SDK software interface

III. EXPERIMENTAL RESULTS

Experimental platform, which is presented in figure 3, is developed by using Spartan 3E Starter Board, GPS

receiver, TNC for radio station interface and TIBBO LAN module. Software development for each PicoBlaze microprocessor it was made by using PicoBlaze SDK tool.



Figure 3. Experimental platform

Data from GPS module and filtered data from TNC terminal are routed to internet connection.

The Lassen SK II GPS is a tracking GPS receiver designed to operate in L1 frequency, Standard Position Service, Coarse Acquisition code. The receiver is designed in a modular format, suited for embedded applications. I use two highly integrated Trimble custom integrated circuits. The Lassen SK II GPS features the latest signal processing application, a high-gain RF section suitable for standard 25 dB active gain GPS antennas, and a CMOS TTL level pulse-per-second (PPS) output for timing applications or as a general purpose synchronization signal.

The Lassen SK II GPS operates using either of three protocols — Trimble Standard Interface Protocol (TSIP), Trimble ASCII Interface Protocol (TAIP), and NMEA 0183. The Lassen SK II GPS also supports RTCM SC-104 for DGPS. [4, 10]

In figure 4 and 5 are presented maps positioning of APRS node controller implemented and presented in this paper.



Figure 4. Map position using I-Gate function



Figure 5. Map position using TNC function

IV. CONCLUSIONS

The SDK application is developed by paper author, and offer good software tool for PicoBlaze microcontroller applications. It can be used in teaching process, allowing the student to focus on PicoBlaze firmware development not on implementation of project.

Application presented and performed, is a component within a wider project, which proposes the creation of a dedicated system implemented with intelligent programmable logical circuits that will apply in wireless sensors networks.

Further development of the project involves adding new functionality, possibility to choose the type of PicoBlaze microcontroller, suitable for implementation on Spartan2 or Spartan6 FPGA chip, implementation of an algorithm for transmission of data from ZigBee wireless sensors networks.

Using the onboard LAN chipset provided by Spartan 3E Starter Board it's another stage of project development.

ACKNOWLEDGMENT

The work was supported by the TÁMOP 4.2.2.C-11/1/KONV-2012-0001 project. The project was implemented through the New Széchenyi Plan, co-financed by the European Social Fund.

REFERENCES

- [1] Pengyuan Yu, Patrick Schaumont, " Executing hardware as parallel software for PicoBlaze networks", http://rijndael.ece.vt.edu/ schaum/papers/ 2006fpl.pdf
- [2] Claudiu Lung, Sebastian Sabou, Ioan Orha "Communication control system implemented in FPGA" – International Symposium for Design and Technology of Electronic Packages, SIITME 2011, 17th Edition, Tigoara, Romania, October 20-23, 2011, p. 245-248, E-ISBN: 978-1-4577-1275-3, Print ISBN: 978-1-4577-1276-0, INSPEC Accession Number: 12440665,Digital Object Identifier: 10.1109/SIITME.2011.6102727
- [3] Claudiu Lung "Intelligent thermometer with speech function implemented in FPGA" – Carpathian Journal of Electronic and Computer Engineering, North University Baia Mare, 2011, p. 65-68, ISSN 1844-9689
- [4] Claudiu Lung, Sebastian Sabou, Ioan Orha, Andrei Buchman, "ZigBee Smart Sensors Networks" – International Symposium for Design and Technology of Electronic Packages, SIITME 2010, 16th Edition, Pitesti, Romania, September 23-26, 2010, p. 309-312, ISBN 978-1-4244-8122-4/10/\$26.00 ©2010 IEEE
- [5] Claudiu Lung, Sebastian Sabou, "ZigBee Smart Sensors Network", Novice Insights in Electronics, Communications and Information Technology, Cluj Napoca, 2010, ISSN 1842-6085
- [6] Claudiu Lung, "Embedded Ambient Assisted Living System" Carpathian Journal of Electronic and Computer Engineering, North University Baia Mare, 2008, p. 37-40, ISSN 1844-9689
- [7] Claudiu Lung, Costin Ancuţa, "Embedded Ambient Assisted Living System", Novice Insights in Electronics, Communications and Information Technology, Cluj Napoca,2008, p.28-33, ISSN 1842-6085
- [8] Claudiu Lung, "Design and optimization for data processing block implemented in FPGA", Novice Insights in Electronics, Communications and Information Technology, Cluj Napoca, 2008, p. 17-22, ISSN 1842-6085
- [9] Daniel Mic, Ştefan Oniga, Emil Micu, Claudiu Lung, "Complete Hardware/Software Solution for Implementing the Control of the Electrical Machines with Programmable Logic Circuits" – International Conference on Optimization of

Electrical and Electronic Equipment, OPTIM'08, Braşov 2008, Romania, May 22-24, 2008

- [10] Yi-Yuan Chen, Yuan-Yao Tu, Cheng-Hsiang Chiu, Yong-Sheng Chen, "An embedded system for vehicle surrounding monitoring", Power Electronics and Intelligent Transportation System (PEITS), 2009, Volume: 2, Digital Object Identifier: 10.1109/PEITS.2009.5406797, Publication Year: 2009, Page(s): 92 95
- [11] Anand, C.; Sadistap, S.; Bindal, S.; Rao, K.; "Multisensor Embedded System for Agro-Industrial Applications", Sensor Technologies and Applications, 2009. SENSORCOMM '09, Digital Object Identifier: 10.1109/SENSORCOMM.2009.23, Publication Year: 2009, Page(s): 94 – 99
- [12] Jianfeng Yang, Yinbo Xie, Tianzhou Chen, "Research on Web Server Application on Multi-core Embedded System", Embedded Software and Systems, 2009. ICESS '09. Digital Object Identifier: 10.1109/ICESS.2009.78, Publication Year: 2009, Page(s): 412 – 416
- [13] Jerraya, A.A., "Long term trends for embedded system design", Digital System Design, 2004. DSD 2004. Euromicro Symposium,Digital Object Identifier: 10.1109/DSD.2004.1333254, Publication Year: 2004 , Page(s): 20 - 26
- [14] Tianliang Hu, Chengrui Zhang, Lin Yang, Junzhe Tan, "Engine Based Embedded Control System Design and Implementation", Mechtronic and Embedded Systems and Applications, 2008. MESA 2008. IEEE/ASME, Digital Object Identifier: 10.1109/MESA.2008. 4735672 Publication Year: 2008, Page(s): 469 - 475
- [15] He Huimin; Wang Jing, "The Software Design of Embedded Control SystemBased on DSP", Future Computer and Communication, 2009. ICFCC 2009.Digital Object Identifier: 10.1109/ICFCC .2009.152, Publication Year: 2009, Page(s): 603 – 606
- [16] Fuming Sun, Xiaoying Li, Qin Wang, Chunlin Tang, "FPGAbased embedded system design", Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference, Digital Object Identifier: 10.1109/APCCAS.2008.4746128, Publication Year: 2008, Page(s): 733 – 736
- [17] D. Steere, A. Baptista, D. McNamee, C. Pu, and J. Walpole, "Research challenges in environmental observation and forecasting systems," in Proc. 6th Int. Conf. Mobile Computing and Networking (MOBICOMM), 2000, pp. 292–299.
- [18] J. Corella, "Tactical automated security system (TASS): Air force expeditionary security," presented at the SPIE Conf. Unattended Ground Sensor Technologies and Applications, Orlando, FL, 2003
- [19] "10 emerging technologies that will change the world," Technol.Rev., vol. 106, no. 1, pp. 33–49, Feb. 2003.
- [20] S. Oniga, J. Vegh, I. Orha, "Intelligent Human-Machine Interface Using Hand Gestures Recognition", Automation Quality and Testing Robotics (AQTR), 2012 IEEE International Conference on ,pp. 559 – 563
- [21] S. Oniga, A. Tisan, D. Mic, A. Buchman, A. Vida, Optimizing FPGA Implementation of Feed-Forward Neural Networks, Proceedings of the 11th International Conference on Optimization of Electrical and Electronic Equipment, OPTIM 2008, May 22-23, 2008, Brasov, Romania, pp.31-36
- [22] S. Oniga, I. Orha, Hardware Implemented Neural Networks used for Hand Gestures Recognition, Carpathian Journal of Electronic and Computer Engineering, Volume 4, Number 1 -2011, pp. 93-96, ISSN 1844 – 9689
- [23] S. Oniga, A. Osan, A. Alexan, Alternative control method of the smart house: natural gestures, Carpathian Journal of Electronic and Computer Engineering, Volume 4, Number 1 -2011, pp. 97-100, ISSN 1844 – 9689
- [24] Ștefan Oniga, Alin Tisan, Claudiu Lung, Ioan Orha, Attila Buchman, "Adaptive Hardware-Software Co-Design Platform for Fast Prototyping of Embedded Systems" – International Conference on Optimization of Electrical and Electronic Equipment, OPTIM'10, Braşov 2010, Romania, May 20-21, 2010