Technique For A Higher PSRR In The Regulator Low-Dropout Voltage in 90 nm CMOS Technology

Hicham Akhamal, Mostafa Chakir and Hassan Qjidaa

Article history:
Received 25 October 2014
Received in revised form 26 November 2014
Accepted 29 December 2014
Available online 15 January 2015

Keywords:
Low-dropout regulator, Increase gain, Tri-state buffer, high power-supply rejection ratio, FOM.

ABSTRACT
This paper presents a low-dropout regulator (LDO) for portable applications that use a increase gain technique. As a result, the error amplifier gain increases enough to maintain accurate output voltage and block the low frequency supply noise and finally obtain a high power-supply rejection ratio (PSRR). The objective of this research is to develop novel LDO regulators that can achieve high PSRR performance. Moreover, an tri-state buffer for driving the pass device. The LDO is implemented in 90 nm CMOS technology and achieves a power-supply rejection ratio better than -70 dB up to 100 KHz for load currents up to 100 mA. The voltage regulator provides maximum 110 mA current, moreover with a 1.2V supply voltage, this LDO regulator providing an output of 1 V with a 200mV drop-out voltage.

INTRODUCTION

Today and in parallel to the electronic revolution, the importance of systems power management has increased significantly in the electronics industry in recent years. This involves increasing demand regulators for electronic devices such as portable batteries as tablets, laptops, and cell phones. Especially, there is lot of articles which are interested for the increasing of the gain, So far, there are few papers published about the design of in increasing of the gain of the regulators, only all studies of the increasing of the gain in the articles are limited about the 2nd stage by using buffer circuit or other technical of the load current.

Therefore, a small gain produces a large steady state error at DC condition, as well as among the proposed solutions which are found in the studies conducted the uses of local positive feedback with negative feedback to increase the gain.

In this article, one PSRR improvement method is presented. this method proposes a novel topology a control drain of transistor that overcomes the problem that obtain a high gain DC without changing the W / L ratios in a node of the circuit design. This improves the gain of the environment without modifying the function of each transistor circuit scheme to improve the PSRR of an LDO. The proposed power supply scheme is designed by using adaptive quiescent current, thereby not degrading the others performances. This circuit have been designed in 90 nm technology.

I. Design Of Increase Gain Circuit And Tri-State Buffer:
2.1 Design Requirement Of Increase Gain Circuit:
A technique of the increase of the DC gain of the proposed symbol Ad regulator in this work increases Ad without changing W / L ratios of each transistor circuit proposed. This improves the operation of the transistors in the same environment without interfering area saturation transistors.

Corresponding Author: Hicham Akhamal, He has been working toward a Ph. D degree at the CED-ST; LESSI; Faculty of sciences Dhar el mehraz, University Sidi Mohamed Ben Abdellah Fez Morocco.
E-mail: hichamfsdm@hotmail.com
When the CMOS technique of increase gain has taken place in the circuit, automatically the gain of the voltage regulator has increased this should take some other factors into consideration, such as: power efficient and power-supply rejection ratio (PSRR), moreover it uses a few devices and low cost, in addition the amplifier’s gain refutes the supply noise, the PSRR worsen if the frequency increases beyond the regulator’s -3dB bandwidth because of the decrease of loop gain (Ka Nang Leung, 2003; Quan Zhou, 2012; Amit, P., 2010).

2.2 Design Principle Of The CMOS Technique Of Increase Gain Circuit Proposed:

2.2.0. Without the Proposed Circuit:
The differential pair (M1, M2) loaded by the transistors M3 and M4 are diode connected.

\[
\frac{A_{v,DC}}{A_{v,AC}} = \frac{g_{m_{1,2}}}{g_{m_{3,4}}} = \frac{\left(\frac{KW}{L}\right)_{1,2}}{\left(\frac{KW}{L}\right)_{3,4}}
\]

(Eq. (A.1))

2.2.1. With the Proposed Circuit:
The schematic of the PROP_C is in shown in Fig. A.1. If the current source M22 (successively .M21) provides 90% of the current ID2 , that is to say ID21 = 0.9 ID5 / 2 and ID3 = ID4 = 0.1 ID5 / 2 this can be done for the right choice of ID17.

\[
I_{D17} = I_{D21} = I_{D22} = \frac{1}{2} \left(\frac{KW}{L}\right)_{17} (V_{DD} - V_{sh})^2 = \frac{0.9I_{D5}}{2}
\]

(Eq. (A.2))

\[
A_{v,DC} = \frac{g_{m_{1,2}r_{in}}}{g_{m_{3,4}}} = \frac{\left(\frac{KW}{L}\right)_{1,2}}{\left(\frac{KW}{L}\right)_{3,4}}
\]

(Eq. (A.3))

\[
= \frac{g_{m_{1,2}}}{g_{m_{3,4}}} = \frac{\left(\frac{KW}{L}\right)_{1,2}}{\left(\frac{KW}{L}\right)_{3,4}}
\]

Generally the current of M17 equal the current of M21 equal the current of M22 equal (0.9 - 0.1) of the current of M5 divided 2. And Ad1_DC equal (\sqrt{(10/i)}) of Ad0_DC provided i greater than zero (i>0).

\[
I_{D17} = I_{D21} = I_{D22} = (0.9 - 0.1) \frac{I_{D5}}{2} \Rightarrow I_{D3} = I_{D4} = 0.1 \frac{I_{D5}}{2}
\]

(Eq. (A.4))

\[
Ad_{1\_DC} = \frac{\sqrt{10}}{\sqrt{i}} Ad_{0\_DC} \quad (i > 0)
\]

(Eq. (A.5))
2.3. Design requirement of tri-state buffer:

The schematic buffer design contains a tri-state which are transistors: M23_M24, M25_M26_M27_M28 and M29_M30_M31_M32 form respectively the inverter, NOR and the NAND is shown in Fig. A.3. The function of the buffer as following if the output of the error amplifier is low, then the output will be high impedance state. And if the output of the error amplifier is high, then the output will have the same logic value as the drain junction of the transistor M6. In this case, with the existence of the NOR gate improves the speed output. Thus a low propagation delay can be used in the design LDO regulator, that is to say, which we choose the existence of the NOR gate. In addition, the Tri-state buffer that has propagation delay under 5ns, as shown in Fig. A.4.

Fig. A.3: The full schematic of the Tri-state buffer.

The total input capacitance can be written as follows
\[
C_{in} = \frac{3}{2}(C_{ox,n} + C_{ox,p} + C_{ox,n} + C_{ox,p}) = 100fF 
\]
We know that \(C_{ox} = 0.0625fF\). So, \(100fF > 3(C_{ox}(W_nL_n+W_pL_p))\).

Fig. A.4: The tri-state buffer propagation delay.

Fig. A.5 shows the circuit of the voltage regulator LDO proposed, using five-stages. The principle stage is the error amplifier was implemented using five transistors M1, M2, M3, M4, M5 in the first stage and M6, M8, M9, M10 in the second stage. M1_M2 are the transconductance of the first stage. The function of the transistors M1, M2 is to connect the shunt feedback and the reference voltage (VREF) respectively and show a qualitative comparison of the output voltage and the reference voltage. The effect of the PROP_C to transistors M1, M2, M3, M4, M5. This is one of the excellence and the preference in the circuit design of the voltage regulator.

The output stage the following form, the feedback is provided by a resistive network including R1 and R2 and a common-source amplifier realized with the huge pass transistor MP.

Fig. A.5: The full Schematic of the LDO regulator using a P-MESFET pass transistor.
The closed loop with the negative reaction against, yes looped back then the output into the input the negative in the regulator circuit must operate in linear regime.

Since we compensate a frequency of the regulator circuit, then the added external components was adjustable. The compensation with a very small capacitor Cc of a few worth of the Pico-Farad (pF) or with a series capacitor Cc with a resistance R in the circuit of the regulator voltage. That is why we could actually even moving the pole gain curve Ad, ie to increase the phase margin (Mph) closed loop or to increase the stability of the regulator LDO and even can be increase the bandwidth (BP) circuit without reducing the Ad gain.

In Eq. (A.1), gmk and rdsk are the transconductance and output independence of transistor Mk, respectively. R0 , R02 and C0 , C02 are the output independence and capacitor of the 1st and 2nd stage of the amplifier, respectively. The Boost Factor power-supply rejection ratio FB(PSRR) will be increased from Ad0_DC to Ad1_DC, causing an increase in the gain and hence an improvement of the PSRR. Equation (A.6) shows that the six equations from which Vout, VDD, VFB, VgMP, V1 and V2 can be obtained in matrix form, it’s completely determined from the equivalent small signal model of the proposed LDO shown in Fig. A.6.

In Eq .A.8, P1, P2 and P3 are the dominant pole, the second pole, and the third pole of the LDO. Z1, Z2 and Z3 are the zeros, and FB(PSRR) is the boost factor power-supply rejection ratio.

---

**Fig. A.6**: Equivalent small signal model of the proposed LDO.

---

2. **The LDO high psrr discussion and simulation**: Fig. A.7 is the simulation result of output voltage Vout for different power supply voltage Vdd. Vout is among 1V to 1.09V when input voltage Vdd changes from 1.1V to 2.6V. The voltage regulator produced a maximum output current of 110 mA as shown in Fig. A.8. Load transient responses of the designed LDO with a 100 nF output capacitor to the 0-110mA
load transient with rise and fall time of 1n and 1ns is shown in Fig. A.9. It is observed that the LDO can react to fast load current changes and is stable over the entire load current with a maximum output voltage deviation of only 1mV.

Fig. A.10 shows the loop-gain simulation of the proposed LDO with the proposed block diagram of the circuit proposed of increase gain and the proposed voltage buffer shown in Fig. A.3. It shows that the LDO has the best stability at no-load condition and it also has good stability at ILoad = 110 mA (PM=109°).

The simulated of The power supply rejection ratio (PSRR) is equal a -70dB over the entire load current range at a load of 100mA. At a low frequency, from 1KHz to 100 KHz-area, the PSRR was about -70 dB as the worst value is shown in Fig. A.11, and -43 dB at 10 MHz.

Fig. A.7: Line regulation with different load conditions for a 0-2.6 V input voltage.

Fig. A.8: Output voltage LDO as function of the load current.

Fig. A.9: The transient responses to input voltage steps. (a) 1 pulse signal Vin transition time with C_L = 100 nF. (b) 1 sin signal Vin transition time with C_L=100nF.

The layout of proposed high performance LDO with the circuit technique proposed of increase gain is shown in Fig. A.12. the area size is about 16.175 x 24.165 = 390,86875 µm^2.

Conclusions:
This research paper presents an increase gain technique LDO regulator for we get a high PSRR, although of the increase gain scheme is very simple. Compared to the other dynamic bias approaches, the proposed circuit makes the LDO achieve a high PSRR. We use a Tri-state buffer that has propagation delay under 5ns for render the output in the fast situation. Furthermore, it achieves a very low quiescent current of 26.3 µA as well as an excellent FOM (0.0025 ns). It regulates the output voltage at 1 V from 1.2 V – 2.6 V supply, with a minimum drop-out voltage of 200mV at the maximum output current of 110 mA. Its distinct features, ultra-fast response time of 100ns and very low power consumption.
Fig. A.10: The simulated loop gain of the LDO with the proposed buffer at $I_L = 110$ mA (maximum).

Fig. A.11: The simulated PSRR performance of the proposed LDO.

Fig. A.12: The Layout picture of proposed LDO.

Table 1: Performance comparisons of the proposed LDO with some existing works.

<table>
<thead>
<tr>
<th></th>
<th>[8]</th>
<th>[4]</th>
<th>[2]</th>
<th>[1]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Year</td>
<td>2010</td>
<td>2011</td>
<td>2012</td>
<td>2012</td>
<td>2014</td>
</tr>
<tr>
<td>Technology</td>
<td>0.35µm CMOS</td>
<td>90 nm</td>
<td>0.35µm CMOS</td>
<td>65nm CMOS</td>
<td>90 nm</td>
</tr>
<tr>
<td>$V_{in}$ (V)</td>
<td>1.5-3</td>
<td>1.2</td>
<td>1.2-1.5</td>
<td>1.15-1.3</td>
<td>1.2</td>
</tr>
<tr>
<td>$V_{out}$ (V)</td>
<td></td>
<td>1</td>
<td></td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Dropout voltage (mV)</td>
<td>300</td>
<td>200</td>
<td>200-500</td>
<td>150-300</td>
<td>200</td>
</tr>
<tr>
<td>$I_{L2}$ (µA)</td>
<td>26</td>
<td>408</td>
<td>45</td>
<td>150-350</td>
<td>26</td>
</tr>
<tr>
<td>$I_{max}$ (mA)</td>
<td>100</td>
<td>100</td>
<td>50</td>
<td>25</td>
<td>110</td>
</tr>
<tr>
<td>Load capacitor range for stability (pF)</td>
<td>0.1µF</td>
<td>0–1000 pF</td>
<td>0-1nF</td>
<td>4-4.7 µF</td>
<td>0-100nF</td>
</tr>
<tr>
<td>PSRR@100KHz</td>
<td>*</td>
<td></td>
<td>-36dB</td>
<td></td>
<td>*</td>
</tr>
<tr>
<td>($V_{OUT} = 1$ V, $I_{OUT} = 110$ mA)</td>
<td></td>
<td>($V_{OUT} = 1$ V, $I_{OUT} = 100$ mA)</td>
<td>-61 @1MHz</td>
<td></td>
<td>-70 dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(-1dB</td>
<td></td>
<td>($V_{OUT} = 1$ V, $I_{OUT} = 100$ mA)</td>
</tr>
<tr>
<td>PSRR@10 MHz</td>
<td>*</td>
<td></td>
<td></td>
<td></td>
<td>*</td>
</tr>
<tr>
<td>($V_{OUT} = 1$ V, $I_{OUT} = 110mA$)</td>
<td></td>
<td>($V_{OUT} = 1$ V, $I_{OUT} = 100$ mA)</td>
<td>-47 @10MHz</td>
<td></td>
<td>-45 dB</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(-1dB</td>
<td></td>
<td>($V_{OUT} = 1$ V, $I_{OUT} = 110$ mA)</td>
</tr>
<tr>
<td>FOM (ns)**</td>
<td>*</td>
<td>0.142</td>
<td>0.15</td>
<td>4.88</td>
<td>0.025</td>
</tr>
<tr>
<td>Transient load Regulation $\Delta V_{out}$ (mV)</td>
<td>44.9</td>
<td>95/17/5</td>
<td>70</td>
<td>8</td>
<td>12/20</td>
</tr>
<tr>
<td>($tr = 0.2µs$)</td>
<td>(tr = 0.1 ns/100 ns/1 µs)</td>
<td>(tr = 4µs)</td>
<td>(tr=100 ns)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**The load transient response time (TR) shown in the figure of merit (FOM = $tr \cdot IQ / I_{load,Max}$) of the LDO is given by $tr = Cout \cdot \Delta V_{out} / I_{load,Max}$, where $\Delta V_{out}$ is the maximum transient output voltage variation.

*Not available
REFERENCES


