Analysis and Control of Three Phase Multi level Inverters with Sinusoidal
PWM Feeding Balanced Loads Using MATLAB

Rajesh Kumar Ahuja¹, Amit Kumar²
Department of Electrical Engineering, YMCA University of Science & Technology, Faridabad Haryana, India¹²
rajeshkrahuja@gmail.com¹, ymca62@gmail.com²

Abstract — Multi level inverters are becoming very attractive for industries due to their high power rating, high voltage rating and high efficiency is achieved without transformer. These also improves the overall performance of the system as these produces fewer harmonics. As the number of levels increases the quality of voltage waveform is also increases. In this paper the analysis of Three Phase Diode Clamped Multi Level Inverter has been carried out in MATLAB/Simulink for different levels (3, 5 and 7) at varying loads. Diode-Clamped topology for Multi level inverter (DC-MLI) for different levels are analyzed in the terms of THD contents for output voltage and as well in output current. Sinusoidal PWM Technique is used to generate the gate pulses. The simulation of three phase three level, five level and seven level inverters is done in Matlab/Simulink.

I. INTRODUCTION

In multilevel inverters the main dc supply voltage is divided into several smaller sources which are further used to synthesize an ac voltage source into a staircase or stepped approximation of the desired sinusoidal waveform. The multilevel inverters combine the individual dc sources at particular times to make a sine wave. And by using more levels to synthesize the sine waveform, the waveform approaches the desired sine and the total THD is reduced to nearly zero.

Types of Multi level inverters

Mainly three types of Multi level inverters are there:
- Diode-Clamped inverter
- Flying Capacitor inverter
- Cascaded inverter

In this paper Diode-Clamped topology for Multi level inverter [10] is used. The simplest form of this topology is also known as the neutral point clamped converter. In this there are two pairs of switches (upper and lower).

For an ‘M- level’ Diode Clamped-Multi-Level Inverter:

No. of Power Semi-Conductor Switches per phase = 2(m-1)
Clamping diodes per phase = (m-1) (m-2)
DC bus capacitors = (m-1)

Where m= No. of levels

The main role of capacitors is to divide the main dc voltage into smaller voltages i.e. for five level it is \( V_{dc}, \frac{1}{2} V_{dc}, 0, -\frac{1}{2} V_{dc} \) and \( -V_{dc} \).

Diode-Clamped topology for Multi level inverter (DC-MLI) has a number of advantages some of them are as follows:
- The THD decreases with the increase in number of level.
- Common DC bus is used for all the phases.
- Flow of Reactive power can be controlled.
II. MODULATION TECHNIQUE

The control of Multi level Inverter is much complicated as compared to two level Voltage source Inverter because extra need for the timing transitions between the voltage levels. Sinusoidal PWM, Space Vector Modulation and Harmonics Elimination PWM are some of the main modulation techniques for Multi level Inverter but Sinusoidal PWM is found the most popular method. The Space Vector Modulation and Harmonics Elimination PWM are used for some specific applications.

In Sinusoidal PWM, comparison of Reference (Sine) with Triangular waves (N-1) are done. The resulting intersection points are used as the switching instants of PWM pulses as shown in Figure 1.

III. MATLAB SIMULATION

www.ijergs.org
The main objective of this paper is to generate the gate pulses for the thyristors used in the Diode-Clamped Inverter. The gate pulses are generated by the SPWM method. When we compare the two waves i.e. Sine and Triangular, the pulses are generated which are further used to control the VSI. Matlab Simulation of 5-Level Diode-Clamped Inverter is shown in figure 2.

![Figure 2](Matlab Simulation of 5-Level Diode-Clamped Inverter)

IV. SIMULATION RESULTS

Different Level Inverters are analyzed for different values of loads. R-L load is taken for all the outputs and the power factor is taken as 0.8.

A. Output Phase Voltage of 3-Level Inverter
Figure 3. Output Phase Voltage of 3-Level Inverter

B. Output Current of 3-Level Inverter at 1 KW

Figure 4. Output Current of 3-Level Inverter at 1 KW

C. Output Phase Voltage of 5-Level Inverter
Figure 5. Output Phase Voltage of 5-Level Inverter

D. Output Current of 5-Level Inverter at 1 KW

Figure 6. Output Current of 5-Level Inverter at 1 KW
E. Output Phase Voltage of 7-Level Inverter

![Output Phase Voltage of 7-Level Inverter](image1)

Figure 7. Output Phase Voltage of 7-Level Inverter

F. Output Current of 7-Level Inverter at 1 KW

![Output Current of 7-Level Inverter at 1 KW](image2)

Figure 8. Output Current of 7-Level Inverter at 1 KW

www.ijergs.org
V. RESULTS

The THD for output voltages and output currents is summarized in the tables. Table 1 shows the comparison of the THD of Output Currents of different Levels at different loads. And Table 2 shows the comparison of the THD of Output Voltages of different Levels at different loads.

Table No.1

<table>
<thead>
<tr>
<th>Load</th>
<th>1 KW</th>
<th>3 KW</th>
<th>5 KW</th>
<th>7 KW</th>
<th>9 KW</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-Level Inverter Current</td>
<td>0.5115</td>
<td>1.534</td>
<td>2.556</td>
<td>3.578</td>
<td>4.6</td>
</tr>
<tr>
<td>THD</td>
<td>1.99 %</td>
<td>1.99 %</td>
<td>1.99 %</td>
<td>1.99 %</td>
<td>1.99 %</td>
</tr>
<tr>
<td>5-Level Inverter Current</td>
<td>0.5214</td>
<td>1.534</td>
<td>2.509</td>
<td>3.447</td>
<td>4.348</td>
</tr>
<tr>
<td>THD</td>
<td>1.14 %</td>
<td>1.26 %</td>
<td>1.40 %</td>
<td>1.56 %</td>
<td>1.73 %</td>
</tr>
<tr>
<td>7-Level Inverter Current</td>
<td>0.5227</td>
<td>1.563</td>
<td>2.602</td>
<td>3.641</td>
<td>4.678</td>
</tr>
<tr>
<td>THD</td>
<td>0.55 %</td>
<td>0.55 %</td>
<td>0.54 %</td>
<td>0.53 %</td>
<td>0.53 %</td>
</tr>
</tbody>
</table>

Table No.2

<table>
<thead>
<tr>
<th>Load</th>
<th>1 KW</th>
<th>3 KW</th>
<th>5 KW</th>
<th>7 KW</th>
<th>9 KW</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-Level Inverter Voltage</td>
<td>410.8</td>
<td>410.6</td>
<td>410.5</td>
<td>410.5</td>
<td>410.4</td>
</tr>
<tr>
<td>THD</td>
<td>57.19 %</td>
<td>57.27 %</td>
<td>57.27 %</td>
<td>57.27 %</td>
<td>57.26 %</td>
</tr>
<tr>
<td>5-Level Inverter Voltage</td>
<td>417.7</td>
<td>409.5</td>
<td>401.5</td>
<td>393.8</td>
<td>386.34</td>
</tr>
<tr>
<td>THD</td>
<td>28.12 %</td>
<td>29.69 %</td>
<td>31.57 %</td>
<td>33.74 %</td>
<td>36.22 %</td>
</tr>
<tr>
<td>7-Level Inverter Voltage</td>
<td>418.5</td>
<td>417.2</td>
<td>416.7</td>
<td>416.4</td>
<td>416.2</td>
</tr>
<tr>
<td>THD</td>
<td>18.80 %</td>
<td>19.41 %</td>
<td>19.52 %</td>
<td>19.54 %</td>
<td>19.55 %</td>
</tr>
</tbody>
</table>

VI. CONCLUSION

This paper has evaluated the Sinusoidal PWM technique for Diode-Clamped Multilevel inverter. In this paper, Simulink model for same has been developed and tested in the MATLAB/Simulink environment for different values of Loads. The simulation results are compared and analyzed by plotting the output harmonic spectra of various output Currents and output Voltages and computing their Total Harmonic Distortion (THD) and their final comparison is shown in Tables. It is observed that with the increase of level the THD of output current and voltage decreases. THD of load currents at all levels is less than 5 % shows the durability of design of this multilevel inverter. It is clear from the comparison that the Harmonics are reduced as the number of Levels increases and hence the overall system efficiency increases.
REFERENCES:


